IP Library Granted Patent US 10,026,605
Granted Patent B2
US 10,026,605 · App. 15/255,503 · Granted Jul 17, 2018

Method of reducing residual contamination in singulated semiconductor die

View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,026,605
App. No.
15/255,503
Granted
Jul 17, 2018
Kind
B2
Abstract

In one embodiment, semiconductor die are singulated from a semiconductor wafer by placing the semiconductor wafer onto a carrier tape, forming singulation lines through the semiconductor wafer, and reducing the presence of residual contaminates on the semiconductor wafer.

Claims (61)

1. A method of singulating a semiconductor wafer comprising:

providing the semiconductor wafer having a plurality of die formed as part of the semiconductor wafer and separated from each other by spaces, wherein the semiconductor wafer has first and second opposing major surfaces;

providing a first carrier tape attached to a frame;

affixing the first carrier tape adjacent to the second major surface;

in a single singulation step, plasma etching the semiconductor wafer through the spaces from the first major surface extending to the second major surface to form singulation lines, wherein the single singulation step provides a plurality of singulated die; and

exposing the plurality of singulated die to at least one solvent to remove at least portions of residual material resulting from the plasma etching step from surfaces of the plurality of singulated die, wherein the plurality of singulated die remain affixed to the first carrier tape after exposure to the solvent.

2. The method of claim 1 , wherein:

exposing the plurality of singulated die comprises exposing to at least one heated solvent.

3. The method of claim 1 , wherein exposing comprises exposing to at least an alcohol.

4. The method of claim 1 , wherein:

providing the semiconductor wafer comprises providing a layer of material disposed adjacent to the second major surface;

affixing the first carrier tape comprises affixing the first carrier tape directly to the layer of material;

plasma etching comprises terminating the plasma etching step proximate to the layer of material; and

the method further comprises physically separating the layer of material from the singulation lines.

5. The method of claim 4 , wherein providing the layer of material comprises providing a conductive layer.

6. The method of claim 4 , wherein providing the layer of material comprises providing one or more of a wafer back coating or a die attach film layer.

7. A method of singulating semiconductor die from a semiconductor wafer comprising:

providing the semiconductor wafer having a plurality of semiconductor die formed as part of the semiconductor wafer and separated from each other by spaces defining where singulation lines will be formed, wherein the semiconductor wafer has first and second opposing major surfaces, and wherein a layer of material is formed adjacent the second major surface;

placing a first carrier substrate onto the layer of material;

plasma etching the semiconductor wafer through the spaces to form the singulation lines while the semiconductor wafer is attached to the first carrier substrate and using the layer of material as a stop layer;

thereafter physically separating the layer of material from the singulation lines; and

using at least one solvent to reduce the presence of residual contaminants resulting from the plasma etching step from surfaces of the plurality of semiconductor die, wherein:

the step of using the at least one solvent is performed before the step of physically separating the layer of material; and

the semiconductor wafer remains affixed to the first carrier substrate after the step of using the at least one solvent.

8. The method of claim 7 , wherein physically separating the layer of material comprises:

attaching a second carrier substrate to the first major surface of the semiconductor wafer;

removing the first carrier substrate; and

removing the layer of material from the singulation lines using a fluid.

9. The method of claim 7 , wherein physically separating the layer of material comprises:

physically separating first portions of the layer of material using a first fluid ablation process while the layer of material is attached to the first carrier substrate;

attaching a second carrier substrate to the first major surface of the semiconductor wafer;

removing the first carrier substrate; and

physically separating second portions of the layer of material using a second fluid ablation process;

attaching a third carrier substrate onto the second major surface after removing the second portions; and

removing the second carrier substrate.

10. The method of claim 7 , wherein:

the step of using the at least one solvent comprises using at least one heated solvent.

11. The method of claim 7 , wherein:

providing the semiconductor wafer comprises providing the layer of material comprising a metal.

12. The method of claim 7 , wherein placing the first carrier substrate comprises providing a first carrier tape attached to a support frame.

13. A method of singulating a semiconductor wafer comprising:

providing the semiconductor wafer having a plurality of die formed as part of the semiconductor wafer and separated from each other by spaces, wherein the semiconductor wafer has a first major surface and a with second major surface opposite the first major surface;

providing a first carrier substrate;

affixing the first carrier substrate adjacent to the second major surface;

in a single singulation step, plasma etching the semiconductor wafer through the spaces from the first major surface extending to the second major surface to form singulation lines, wherein the single singulation step provides a plurality of singulated die; and

exposing the plurality of singulated die to at least one solvent to remove at least portions of residual material resulting from the plasma etching step from surfaces of the plurality of singulated die, wherein the plurality of singulated die remain affixed to the first carrier substrate after exposure to the solvent.

14. The method of claim 13 , wherein providing the first carrier substrate comprises providing a first carrier tape.

15. The method of claim 13 , wherein exposing comprises exposing to at least an alcohol.

16. The method of claim 13 , wherein:

providing the semiconductor wafer comprises providing a layer of material disposed atop the second major surface.

17. The method of claim 16 , wherein:

affixing the first carrier substrate comprises affixing the first carrier substrate directly to the layer of material.

18. The method of claim 16 , wherein:

plasma etching comprises terminating the plasma etching step proximate to the layer of material; and

the method further comprises physically separating the layer of material from the singulation lines.

19. The method of claim 18 , wherein physically separating the layer of material occurs after using the at least one solvent.

20. The method of claim 18 further comprising stretching the first carrier substrate for at least some period of time while physically separating the layer of material.

21. The method of claim 16 , wherein providing the semiconductor wafer comprises providing the layer of material comprising a conductive material.

22. The method of claim 21 , wherein providing the layer of material comprises providing a layer comprising a metal.

23. The method of claim 13 further comprising:

affixing a second carrier substrate to the first major surface of the semiconductor wafer after the step of plasma etching the semiconductor wafer.

Assignments (3)
RELEASE OF SECURITY INTEREST IN PATENTS RECORDED AT REEL 041187, FRAME 0295 Recorded Jun 22, 2023
From: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AGENT
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC; FAIRCHILD SEMICONDUCTOR CORPORATION
Reel/Frame 064151/0203 →
SECURITY INTEREST Recorded Dec 23, 2016
From: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
To: DEUTSCHE BANK AG NEW YORK BRANCH
Reel/Frame 041187/0295 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Sep 2, 2016
From: DOUB, JASON MICHAEL; GRIVNA, GORDON M.
To: SEMICONDUCTOR COMPONENTS INDUSTRIES, LLC
Reel/Frame 039621/0874 →
Cited By (54)
US 12,341,018 US 12,341,025 US 12,341,083 US 12,341,125 US 12,347,820 US 12,374,556 US 12,374,641 US 12,374,656 US 12,381,119 US 12,381,128 US 12,381,168 US 12,381,173 US 12,401,011 US 12,406,959 US 12,406,975 US 12,417,950 US 12,424,584 US 12,431,449 US 12,431,460 US 12,438,122 US 12,451,439 US 12,451,445 US 12,456,662 US 12,482,776 US 12,506,114 US 12,512,425 US 12,525,572 US 12,543,568 US 12,543,577 US 12,545,010 US 12,550,799 US 12,557,615 US 12,563,749 US 12,564,084 US 12,564,086 US 12,564,106 US 12,581,994 US 12,591,005 US 12,598,962 US 12,604,771 US 12,616,050 US 12,622,307 US 12,635,510 US 12,640,483 US 12,642,110 US 12,667,031 US 12,690,488 US 12,696,816 US 12,702,064 US 12,707,941 US 12,707,964 US 12,713,942 US 12,713,943 US 12,713,983