IP Library › Granted Patent US 12,327,828
Granted Patent B2
US 12,327,828 · App. 17/362,655 · Granted Jun 10, 2025

Electrostatic discharge circuit and electrostatic discharge control system

Inventor: Seung Ho Lee (Icheon, KR)
Assignee: SK hynix Inc.
H01L27/0266G05F3/24H02H9/046H03K3/356113H03K17/6872H03K19/00315H03K19/018521
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,327,828
App. No.
17/362,655
Granted
Jun 10, 2025
Kind
B2
Abstract

An electrostatic discharge circuit may include a control voltage generation circuit, an electrostatic detection circuit, a driving control circuit and a discharge driving circuit. The control voltage generation circuit may generate first to third control voltages through a division operation on a supply voltage. The electrostatic detection circuit may set a first setup voltage based on the first control voltage, and detect static electricity transferred through the first setup voltage. The driving control circuit may set a second setup voltage based on the second control voltage, and generate a driving control signal. The discharge driving circuit may set a third setup voltage based on the third control voltage, and perform a discharge operation on static electricity.

Claims (47)

1. An electrostatic discharge circuit, comprising:

a control voltage generation circuit configured to generate a first control voltage, a second control voltage, and a third control voltage by dividing a supply voltage;

an electrostatic detection circuit configured to set a first setup voltage based on the first control voltage, and generate an electrostatic detection signal by detecting static electricity included in the first setup voltage;

a driving control circuit configured to set a second setup voltage in response to the second control voltage, and generate a driving control signal based on the electrostatic detection signal; and

a discharge driving circuit configured to set a third setup voltage based on the third control voltage, and perform a discharge operation on static electricity included in the third setup voltage based on the driving control signal.

2. The electrostatic discharge circuit according to claim 1 , wherein one or more of the first to third control voltages have different voltage levels.

3. The electrostatic discharge circuit according to claim 1 , wherein the first to third control voltages have voltage levels sequentially decreasing from a voltage level of the supply voltage.

4. The electrostatic discharge circuit according to claim 1 , wherein the electrostatic detection circuit comprises:

a first setup circuit configured to receive the supply voltage and generate the first setup voltage based on the first control voltage.

5. The electrostatic discharge circuit according to claim 1 , wherein the driving control circuit comprises:

a second setup circuit configured to receive the supply voltage and generate the second setup voltage based on the second control voltage.

6. The electrostatic discharge circuit according to claim 1 , wherein the discharge driving circuit comprises:

a third setup circuit configured to receive the supply voltage and generate the third setup voltage based on the third control voltage.

7. The electrostatic discharge circuit according to claim 1 , wherein the electrostatic detection circuit comprises a first low voltage transistor configured to receive the first control voltage.

8. The electrostatic discharge circuit according to claim 1 , further comprising a reverse discharge circuit configured to discharge static electricity included in a ground voltage to the supply voltage.

9. The electrostatic discharge circuit according to claim 1 , wherein the electrostatic detection circuit comprises:

a detection circuit configured to detect the static electricity included in the first setup voltage and output the electrostatic detection signal.

10. The electrostatic discharge circuit according to claim 1 , wherein the driving control circuit comprises a driving circuit configured to generate the driving control signal based on the electrostatic detection signal.

11. The electrostatic discharge circuit according to claim 1 , wherein the discharge driving circuit comprises a discharge circuit configured to form a discharge path for the third setup voltage based on the driving control signal.

12. The electrostatic discharge circuit according to claim 1 , wherein the driving control circuit comprises a second low voltage transistor configured to receive the second control voltage, and a third low voltage transistor configured to receive the electrostatic detection signal.

13. The electrostatic discharge circuit according to claim 1 , wherein the discharge driving circuit comprises a fourth low voltage transistor configured to receive the third control voltage, and a fifth low voltage transistor configured to receive the driving control signal.

14. An electrostatic discharge circuit, comprising:

a bias generation circuit configured to generate a bias voltage;

an electrostatic sensing circuit configured to sense static electricity present in a supply voltage and generate a driving control signal; and

a discharge driving circuit configured to set a setup voltage based on the bias voltage, and perform a discharge operation on static electricity present in the setup voltage based on the driving control signal.

15. The electrostatic discharge circuit according to claim 14 , wherein the electrostatic sensing circuit comprises:

an electrostatic detection circuit configured to detect the static electricity present in the supply voltage and generate an electrostatic detection signal.

16. The electrostatic discharge circuit according to claim 15 , wherein the electrostatic detection circuit comprises:

a first setup circuit configured to receive the supply voltage and generate a first setup voltage based on the bias voltage.

17. The electrostatic discharge circuit according to claim 15 , wherein the electrostatic detection circuit comprises:

a detection circuit configured to detect static electricity present in a first setup voltage and output the electrostatic detection signal.

18. The electrostatic discharge circuit according to claim 14 , wherein the electrostatic sensing circuit comprises:

a driving control circuit configured to generate the driving control signal based on an electrostatic detection signal.

19. The electrostatic discharge circuit according to claim 18 , wherein the driving control circuit comprises:

a second setup circuit configured to receive the supply voltage and generate a second setup voltage based on the bias voltage.

20. The electrostatic discharge circuit according to claim 18 , wherein the driving control circuit comprises:

a driving circuit configured to generate the driving control signal based on the electrostatic detection signal.

21. The electrostatic discharge circuit according to claim 14 , wherein the bias generation circuit is configured to generate the bias voltage by dividing the supply voltage.

22. The electrostatic discharge circuit according to claim 14 , wherein the discharge driving circuit comprises:

a setup circuit configured to receive the supply voltage and generate the setup voltage based on the bias voltage.

23. The electrostatic discharge circuit according to claim 14 , wherein the discharge driving circuit comprises:

a discharge circuit configured to form a discharge path for the setup voltage based on the driving control signal.

24. The electrostatic discharge circuit according to claim 14 , wherein the discharge driving circuit comprises:

a first low voltage transistor configured to receive the bias voltage.

25. The electrostatic discharge circuit according to claim 14 , wherein the discharge driving circuit comprises:

a second low voltage transistor configured to receive the driving control signal.

26. The electrostatic discharge circuit according to claim 14 , further comprising a reverse discharge circuit configured to discharge static electricity present in a ground voltage to the supply voltage.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2021
From: LEE, SEUNG HO
To: SK HYNIX INC.
Reel/Frame 056721/0609 →
Priority Claims (1)
KR 10-2021-0012351 · Jan 28, 2021 · national
Continuity (1)
Related Publication 20220238509A1 · Jul 28, 2022
References Cited (87)
US 5729155A · Kobatake · 1998 [cited by applicant]
US 5736869A · Wei · 1998 [cited by applicant]
US 5818257A · Nuccio · 1998 [cited by applicant]
US 5821800A · Le et al. · 1998 [cited by applicant]
US 5995010A · Blake et al. · 1999 [cited by applicant]
US 6054875A · Wayner · 2000 [cited by applicant]
US 6157223A · Blake · 2000 [cited by applicant]
US 6208167B1 · Ranjan et al. · 2001 [cited by applicant]
US 6373282B1 · Drapkin et al. · 2002 [cited by applicant]
US 6424510B1 · Ajit et al. · 2002 [cited by applicant]
US 6690555B1 · Pasqualini · 2004 [cited by applicant]
US 6731151B1 · Doutreloigne · 2004 [cited by applicant]
US 6801064B1 · Hunt et al. · 2004 [cited by applicant]
US 6836148B2 · Pullen et al. · 2004 [cited by applicant]
US 6980035B1 · Zhou et al. · 2005 [cited by applicant]
US 7005913B2 · Diffenderfer · 2006 [cited by applicant]
US 7027332B2 · Kuo et al. · 2006 [cited by applicant]
US 7034573B1 · Chang · 2006 [cited by applicant]
US 7053657B1 · Peng · 2006 [cited by applicant]
US 7205819B2 · Davis · 2007 [cited by applicant]
US 7215146B2 · Khan · 2007 [cited by applicant]
US 7233178B2 · Yu et al. · 2007 [cited by applicant]
US 7295038B2 · Seo · 2007 [cited by applicant]
US 7504862B2 · De Sandre et al. · 2009 [cited by applicant]
US 7521966B2 · Chong et al. · 2009 [cited by applicant]
US 7724045B2 · Ueno · 2010 [cited by applicant]
US 7755393B1 · Song · 2010 [cited by applicant]
US 8212590B2 · Wang et al. · 2012 [cited by applicant]
US 8466722B2 · Kossel et al. · 2013 [cited by applicant]
US 8536925B2 · Bhattacharya et al. · 2013 [cited by applicant]
US 8994412B2 · Kim · 2015 [cited by applicant]
US 9876003B2 · Chen · 2018 [cited by examiner]
US 9893517B2 · Dey et al. · 2018 [cited by applicant]
US 10027325B1 · Graves · 2018 [cited by applicant]
US 10177764B2 · Chern et al. · 2019 [cited by applicant]
US 10305474B2 · Lee · 2019 [cited by applicant]
US 10348301B2 · Lee · 2019 [cited by applicant]
US 10511304B2 · Pan et al. · 2019 [cited by applicant]
US 10659047B2 · Lee · 2020 [cited by applicant]
US 10848154B2 · Lee · 2020 [cited by applicant]
US 10892750B2 · Lee · 2021 [cited by applicant]
US 11101799B2 · Lee · 2021 [cited by applicant]
US 11296694B2 · Lee · 2022 [cited by applicant]
US 11424615B2 · Meng et al. · 2022 [cited by applicant]
US 11646737B1 · Chan et al. · 2023 [cited by applicant]
US 11799482B2 · Lee · 2023 [cited by applicant]
US 20030222682A1 · Yu et al. · 2003 [cited by applicant]
US 20040061525A1 · Tamaki · 2004 [cited by applicant]
US 20050219778A1 · Shigenari · 2005 [cited by applicant]
US 20050286187A1 · Liu et al. · 2005 [cited by applicant]
US 20060072267A1 · Chatty et al. · 2006 [cited by applicant]
US 20060091907A1 · Khan · 2006 [cited by applicant]
US 20070014061A1 · Chang et al. · 2007 [cited by applicant]
US 20090015974A1 · Wang · 2009 [cited by examiner]
US 20090085639A1 · Ueno · 2009 [cited by applicant]
US 20100176848A1 · Du et al. · 2010 [cited by applicant]
US 20100271118A1 · Bhattacharya · 2010 [cited by applicant]
US 20110025380A1 · Kim et al. · 2011 [cited by applicant]
US 20110187431A1 · Bhattacharya et al. · 2011 [cited by applicant]
US 20110298519A1 · Liu · 2011 [cited by applicant]
US 20120300349A1 · Abou-Khalil et al. · 2012 [cited by applicant]
US 20130135014A1 · Lin et al. · 2013 [cited by applicant]
US 20140002146A1 · Kim · 2014 [cited by applicant]
US 20150288173A1 · Chen · 2015 [cited by examiner]
US 20160079844A1 · Kinzer et al. · 2016 [cited by applicant]
US 20170221879A1 · Wang et al. · 2017 [cited by applicant]
US 20170346277A1 · Su · 2017 [cited by examiner]
US 20180109255A1 · Lee · 2018 [cited by applicant]
US 20180316185A1 · Lai et al. · 2018 [cited by applicant]
US 20180343008A1 · Lee · 2018 [cited by applicant]
US 20210281067A1 · Chen et al. · 2021 [cited by applicant]
US 20210409019A1 · Lee · 2021 [cited by applicant]
US 20220231686A1 · Lee · 2022 [cited by applicant]
US 20220352712A1 · Lee et al. · 2022 [cited by applicant]
US 20230223394A1 · Stockinger et al. · 2023 [cited by applicant]
CN 108933589A · 2018 [cited by applicant]
JP 2009152944A · 2009 [cited by applicant]
JP 2010004424A · 2010 [cited by applicant]
KR 1020180128600A · 2018 [cited by applicant]
Kumar et al., “Power Sequence free 400Mbps 90μW 6000μm2 1.8V-3.3V Stress Tolerant I/O Buffer in 28nm CMOS”, 2013, pp. 37-40, IEEE. [cited by applicant]
Rajagopal et al., “Dynamically Biased Low Power High Performance 3.3V Output Buffer in a Single Well Bulk CMOS 1.8V Oxide 45nm Process”, 13th Int'l Symposium on Quality Electronic Design, 2012, IEEE. [cited by applicant]
Rajagopal et al., “An Enhanced Topology for Reliability of a High Performance 3.3V I/O Buffer in a Single-well Bulk CMOS 1.8v-oxide Low voltage Process”, 10th Int'l Symposium on Quality Electronic Design, 2009, IEEE. [cited by applicant]
Marcs NG, “3.3V Transmitter Using 1.8V Transistors In A Cascode Configuration”, Theses and dissertations, Paper 2056, Jan. 1, 2013, pp. 1-41. [cited by applicant]
1 Office Action dated Aug. 9, 2021 for U.S. Appl. No. 17/076,474. [cited by applicant]
Office Action dated Aug. 3, 2023 for U.S. Appl. No. 17/732,337. [cited by applicant]
Notice of Allowance dated Feb. 15, 2024, for U.S. Appl. No. 17/732,337. [cited by applicant]
The Office Action dated Apr. 18, 2024, for U.S. Appl. No. 18/471,094. [cited by applicant]