IP Library Granted Patent US 12,347,800
Granted Patent B2
US 12,347,800 · App. 17/611,614 · Granted Jul 1, 2025

Method of fabricating a conductive layer on an IC using non-lithographic fabrication techniques

Inventors: Ken Williamson (Sedgefield, GB); Richard Price (Sedgefield, GB)
Assignee: PRAGMATIC SEMICONDUCTOR LIMITED
H01L24/19H01L23/367H01L23/4985H01L23/5225H01L23/562H01L24/05H01L24/16H01L24/20H01L24/32H01L24/83H05K1/181H01L24/81H01L24/82H01L2224/03318H01L2224/04105H01L2224/16265H01L2224/16268H01L2224/2919H01L2224/32268H01L2224/81203H01L2224/81898H01L2224/83203H01L2224/83851H01L2924/30105H01L2924/3025H01L2924/3511H01L2924/3512
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,347,800
App. No.
17/611,614
Granted
Jul 1, 2025
Kind
B2
Abstract

A method for fabricating a thin-film integrated circuit, IC, including a plurality of electronic components, the method comprising: forming, using a first fabrication technique, the plurality of electronic components, and forming, using a second fabrication technique, a conductive layer on the plurality of electronic components to form a redistribution layer, RDL, wherein the first fabrication technique includes photolithographic patterning, and the first fabrication technique is different to the second fabrication technique.

Claims (18)

1. A method for fabricating a thin-film integrated circuit, IC, including a plurality of electronic components, the method comprising:

forming, using a first fabrication technique, the plurality of electronic components, and

forming, using a second fabrication technique, a conductive layer on the plurality of electronic components to form a redistribution layer, RDL,

wherein the first fabrication technique includes photolithographic patterning, and the first fabrication technique is different to the second fabrication technique, and

wherein the conductive layer is formed to include one or more protrusions configured to form an electrical connection with an external circuit by penetrating a part of the external circuit when the thin-film IC is bonded to the external circuit.

2. The method of claim 1 , wherein one or more of the first fabrication technique has a higher resolution than the second fabrication technique and the first fabrication technique has a smaller minimum feature size than the second fabrication technique.

3. The method of claim 1 , wherein a deposition technique of the first fabrication technique is different to a deposition technique of the second fabrication technique.

4. The method of claim 1 , wherein one or more of: the photolithographic patterning of the first fabrication technique has a higher resolution than a patterning technique of the second fabrication technique and the photolithographic patterning of the first fabrication technique has a smaller minimum feature size than a patterning technique of the second fabrication technique.

5. The method of claim 1 , wherein the RDL includes at least one region of the conductive layer electrically connected to at least one of the plurality of electronic components of the thin-film IC, and at least one region of the conductive layer electrically isolated from the plurality of electronic components of the thin-film IC.

6. The method of claim 5 , wherein the at least one electrically isolated region of the conductive layer is configured to provide mechanical support to the thin-film IC.

7. The method of claim 5 , wherein the at least one electrically isolated region of the conductive layer is configured to shield one or more of the plurality of electronic components of the thin-film IC from damage.

8. The method of claim 1 , wherein the method further includes applying a passivation layer between the plurality of electronic components and the conductive layer.

9. The method of a claim 1 , wherein the second fabrication technique is a printing-based fabrication technique.

10. The method of claim 1 , wherein the second fabrication technique includes the printing of a conductive ink to form the conductive layer.

11. The method of claim 1 , wherein the second fabrication technique includes laser ablation.

12. The method of claim 1 , wherein forming the electrical connection with the external circuit when the thin-film IC is bonded to the external circuit includes at least one of: penetrating a contact element of the external circuit by the one or more protrusions, penetrating an electronic component of the external circuit by the one or more protrusions, and penetrating through a passivation of the external circuit by the one or more protrusions to form an electrical connection with an electronic component of the external circuit.

13. The method of claim 1 , wherein the conductive layer includes at least one region electrically connected to an electronic component from the plurality of electronic components of the thin-film IC, and wherein the at least one region is configured to be penetrated by one or more protrusions of an external circuit to form an electrical connection between the electronic component of the thin-film IC and the external circuit.

14. The method of claim 1 , wherein the electrical connection to the external circuit is for the communication of signals to be transmitted by or received by an antenna of the external circuit.

Assignments (2)
CHANGE OF NAME Recorded Oct 14, 2024
From: PRAGMATIC PRINTING LIMITED
To: PRAGMATIC SEMICONDUCTOR LIMITED
Reel/Frame 068888/0492 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2021
From: WILLIAMSON, KEN; PRICE, RICHARD
To: PRAGMATIC PRINTING LTD.
Reel/Frame 058462/0473 →
Priority Claims (1)
GB 1907158 · May 21, 2019 · national
Continuity (1)
Related Publication 20220230979A1 · Jul 21, 2022
References Cited (94)
US 5120665A · Tsukagoshi et al. · 1992 [cited by applicant]
US 5804882A · Tsukagoshi et al. · 1998 [cited by applicant]
US 5953589A · Shim et al. · 1999 [cited by applicant]
US 6069026A · Terrill · 2000 [cited by examiner]
US 6346750B1 · Jiang et al. · 2002 [cited by applicant]
US 8083150B2 · Sakurai et al. · 2011 [cited by applicant]
US 8766284B1 · Dutta · 2014 [cited by applicant]
US 10134685B1 · Chen et al. · 2018 [cited by applicant]
US 20020105078A1 · Lee et al. · 2002 [cited by applicant]
US 20020196614A1 · DiBene, II et al. · 2002 [cited by applicant]
US 20030057550A1 · Zhao et al. · 2003 [cited by applicant]
US 20080067656A1 · Leung et al. · 2008 [cited by applicant]
US 20080150093A1 · Jang et al. · 2008 [cited by applicant]
US 20100214759A1 · Beddingfield et al. · 2010 [cited by applicant]
US 20100244222A1 · Chi et al. · 2010 [cited by applicant]
US 20100290191A1 · Lin · 2010 [cited by examiner]
US 20110090658A1 · Adams et al. · 2011 [cited by applicant]
US 20110140258A1 · Do et al. · 2011 [cited by applicant]
US 20110147901A1 · Huang et al. · 2011 [cited by applicant]
US 20110227209A1 · Yoon et al. · 2011 [cited by applicant]
US 20120139091A1 · Wakabayashi · 2012 [cited by applicant]
US 20140003011A1 · Kato et al. · 2014 [cited by applicant]
US 20140021264A1 · Pueschner et al. · 2014 [cited by applicant]
US 20140361427A1 · Kim · 2014 [cited by applicant]
US 20140361428A1 · Park · 2014 [cited by applicant]
US 20150014862A1 · Kwon et al. · 2015 [cited by applicant]
US 20150077949A1 · Baek et al. · 2015 [cited by applicant]
US 20150091149A1 · Jang et al. · 2015 [cited by applicant]
US 20150278675A1 · Finn et al. · 2015 [cited by applicant]
US 20160056127A1 · Lee · 2016 [cited by applicant]
US 20160254761A1 · Furukawa et al. · 2016 [cited by applicant]
US 20170025593A1 · Bower · 2017 [cited by examiner]
US 20170194263A1 · Kato · 2017 [cited by applicant]
US 20170278830A1 · Kim · 2017 [cited by applicant]
US 20180006008A1 · Lin et al. · 2018 [cited by applicant]
US 20180053732A1 · Baek et al. · 2018 [cited by applicant]
US 20180166405A1 · Chiang et al. · 2018 [cited by applicant]
US 20180233457A1 · Chen et al. · 2018 [cited by applicant]
US 20180247905A1 · Yu et al. · 2018 [cited by applicant]
US 20180261557A1 · Yu et al. · 2018 [cited by applicant]
US 20190006289A1 · Hunag et al. · 2019 [cited by applicant]
US 20190123004A1 · Chang et al. · 2019 [cited by applicant]
US 20200006310A1 · Hu et al. · 2020 [cited by applicant]
US 20200013735A1 · Liu et al. · 2020 [cited by applicant]
US 20200035625A1 · Wang et al. · 2020 [cited by applicant]
US 20200051882A1 · Watanabe et al. · 2020 [cited by applicant]
US 20200176376A1 · Ndip et al. · 2020 [cited by applicant]
US 20200294980A1 · Otsubo et al. · 2020 [cited by applicant]
US 20200312821A1 · Yan et al. · 2020 [cited by applicant]
US 20200321288A1 · Huang et al. · 2020 [cited by applicant]
US 20210013585A1 · Ho et al. · 2021 [cited by applicant]
US 20210020559A1 · Hung et al. · 2021 [cited by applicant]
US 20210098391A1 · Wu et al. · 2021 [cited by applicant]
US 20210242117A1 · Hung et al. · 2021 [cited by applicant]
US 20220181267A1 · Kung et al. · 2022 [cited by applicant]
US 20220320020A1 · Hsu et al. · 2022 [cited by applicant]
DE 3924439A · 1991 [cited by applicant]
EP 1093160A2 · 2001 [cited by applicant]
GB 2581149A · 2020 [cited by applicant]
KR 1020150001125A · 2015 [cited by applicant]
WO WO2007061216A1 · 2007 [cited by applicant]
U.S. Appl. No. 17/611,604, filed Nov. 16, 2021, Cobb et al. [cited by applicant]
U.S. Appl. No. 17/611,611, filed Nov. 16, 2021, Cobb et al. [cited by applicant]
Hassan, Mahadi-UI et al. “Assembly and Embedding of Ultra-Thin Chips in Polymers” XP032547032; EMPC 2013, Grenoble, France; Sep. 9, 2013. [cited by applicant]
Hollman, Richard et al. “Ultra Fine RDL Structure Fabrication Using Alternative Patterning and Botom-Up Plating Processes” XP033383278; 2018 IEEE 68th Electronic Components and Technology Conference; May 19, 2018. [cited by applicant]
Mashayekhi, Mohammad et al. “Chip-by-Chip Configurable Interconnection Using Digital Printing Techniques” XP020314891; Journal of Micromechanics and Microengineering; vol. 27, No. 4; Mar. 6, 2017. [cited by applicant]
Invitation to Pay Additional Fees and, Where Applicable, Protest Fee for International Application No. PCT/GB2020/051219, mailed Aug. 21, 2020. [cited by applicant]
International Search Report for International Application No. PCT/GB2020/051219, mailed Oct. 13, 2020. [cited by applicant]
Written Opinion for International Application No. PCT/GB2020/051219, mailed Oct. 13, 2020. [cited by applicant]
Search Report for Great Britain Application No. 1907158.8, mailed Oct. 24, 2019. [cited by applicant]
Invitation to Pay Additional Fees and, Where Applicable, Protest Fee for International Application No. PCT/GB2020/051221, mailed Aug. 24, 2020. [cited by applicant]
International Search Report for International Application No. PCT/GB2020/051221, mailed Oct. 22, 2020. [cited by applicant]
Written Opinion for International Application No. PCT/GB2020/051221, mailed Oct. 22, 2020. [cited by applicant]
Invitation to Pay Additional Fees and, Where Applicable, Protest Fee for International Application No. PCT/GB2020/051222, mailed Aug. 27, 2020. [cited by applicant]
International Search Report for International Application No. PCT/GB2020/051222, mailed Oct. 19, 2020. [cited by applicant]
Written Opinion for International Application No. PCT/GB2020/051222, mailed Oct. 19, 2020. [cited by applicant]
Examination Report Under Section 18(3) for Great Britain Application No. 1907158.8, mailed Aug. 29, 2023. [cited by applicant]
Gupta, Shoubhik et al. “Ultra-Thin Chips for High-Performance Flexible Electronics” Nature Partner Journals; Mar. 14, 2018. [cited by applicant]
Johnson Electric “Parlex Options for Shielding Flexible Printed Circuits and Shielded Flexible Flat Cable” Available at https://www.johnsonelectric.com/en/resources-for-engineers/flat-flexible-cables/flat-flexible-cable… [cited by applicant]
Kamikoriyama, Yoichi et al. “Ambient Aqueous-Phase Synthesis of Copper Nanoparticles and Nanopastes with Low-Temperature Sintering and Ultra-High Bonding Abilities” Scientific Reports; Jan. 29, 2019. [cited by applicant]
Sekitani, Tsuyoshi et al. “Human-Friendly Organic Integrated Circuits” Materials Today; vol. 14, No. 9; Sep. 2011. [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/GB2020/051219, mailed Dec. 2, 2021. [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/GB2020/051221, mailed Dec. 2, 2021. [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/GB2020/051222, mailed Dec. 2, 2021. [cited by applicant]
Office Action for U.S. Appl. No. 17/611,604, mailed Mar. 7, 2024. [cited by applicant]
Examination Report Under Section 18(3) for Great Britain Application No. 1907158.8, mailed Nov. 21, 2023. [cited by applicant]
Examiner's Report of Telephone Conversation for Great Britain Application No. 1907158.8, mailed Dec. 14, 2023. [cited by applicant]
Intention to Grant Under Section 18(4) for Great Britain Application No. 1907158.8, mailed Jan. 10, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/611,611, mailed Jan. 19, 2024. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/611,611, mailed Oct. 28, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/611,604, mailed Jul. 22, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/611,604, mailed Sep. 25, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/611,611, mailed Jul. 25, 2024. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/611,604, mailed Feb. 12, 2025. [cited by applicant]