IP Library › Granted Patent US 12,477,748
Granted Patent B2
US 12,477,748 · App. 18/299,403 · Granted Nov 18, 2025

Variable resistance memory device and electronic device including the same

Inventors: Seyun Kim (Suwon-si, KR); Jooheon Kang (Suwon-si, KR); Sunho Kim (Suwon-si, KR); Yumin Kim (Suwon-si, KR); Garam Park (Suwon-si, KR); Hyunjae Song (Suwon-si, KR); Dongho Ahn (Suwon-si, KR); Seungyeul Yang (Suwon-si, KR); Myunghun Woo (Suwon-si, KR); Jinwoo Lee (Suwon-si, KR)
Assignee: Samsung Electronics Co., Ltd.
H10B63/845H10B63/34
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,477,748
App. No.
18/299,403
Granted
Nov 18, 2025
Kind
B2
Abstract

Provided area a variable resistance memory device and/or an electronic device including the same. The variable resistance memory device includes: a resistance change layer including a metal oxide having an oxygen deficient ratio greater than or equal to about 9%; a semiconductor layer on the resistance change layer; a gate insulating layer on the semiconductor layer; and a plurality of electrodes on the gate insulating layer to be apart from each other.

Claims (39)

1 . A variable resistance memory device comprising:

a resistance change layer comprising a metal oxide that includes a first metal element and a second metal element, the metal oxide having an oxygen deficient ratio greater than or equal to about 9%;

a semiconductor layer on the resistance change layer;

a gate insulating layer on the semiconductor layer; and

a plurality of electrodes on the gate insulating layer to be apart from each other.

2 . The variable resistance memory device of claim 1 , wherein a content of the first metal element with respect to an entire metal of the resistance change layer is greater than or equal to about 50 at %.

3 . The variable resistance memory device of claim 1 , wherein a content of the second metal element with respect to an entire metal of the resistance change layer is less than or equal to about 35 at %.

4 . The variable resistance memory device of claim 1 , wherein the first metal element comprises at least one of Ta, Ti, Sn, Cr, and Mn.

5 . The variable resistance memory device of claim 1 , wherein the second metal element comprises at least one of Hf, Al, Nb, La, Zr, Sc, W, V, and Mo.

6 . The variable resistance memory device of claim 1 , wherein the resistance change layer further comprises Si.

7 . The variable resistance memory device of claim 1 , wherein the semiconductor layer is configured to receive a write voltage having an absolute value less than or equal to about 4V is applied thereto.

8 . The variable resistance memory device of claim 1 , further comprising:

an oxide layer between the semiconductor layer and the resistance change layer.

9 . The variable resistance memory device of claim 8 , wherein a thickness of the oxide layer is less than a thickness of the resistance change layer.

10 . The variable resistance memory device of claim 1 , wherein

the resistance change layer comprises a first resistance change layer and a second resistance change layer sequentially arranged in a direction away from the semiconductor layer; and

an oxygen deficient ratio of the first resistance change layer is greater than an oxygen deficient ratio of the second resistance change layer.

11 . The variable resistance memory device of claim 1 , wherein

at least three of the plurality of gate electrodes are arranged periodically, and a pitch of the at least three of the plurality of gate electrodes is less than or equal to about 20 nm.

12 . The variable resistance memory device of claim 1 , further comprising:

a pillar,

wherein the resistance change layer, the semiconductor layer, and the gate insulating layer sequentially surround the pillar in a shell shape, and

the plurality of gate electrodes and an insulating element surround the gate insulating layer in a shell shape.

13 . The variable resistance memory device of claim 12 , wherein the pillar comprises an insulating material.

14 . The variable resistance memory device of claim 12 , wherein the pillar comprises a conductive material.

15 . The variable resistance memory device of claim 14 , wherein the pillar is configured to receive a voltage that is greater than or equal to a voltage applied to the semiconductor layer.

16 . A variable resistance memory device comprising:

a resistance change layer comprising silicon and comprising a metal oxide having an oxygen deficient ratio that is greater than or equal to about 9%;

a semiconductor layer on the resistance change layer;

a gate insulating layer on the semiconductor layer; and

a plurality of electrodes on the gate insulating layer to be apart from each other.

17 . The variable resistance memory device of claim 16 , wherein the resistance change layer comprises at least one of Ta, Ti, Sn, Cr, and Mn.

18 . The variable resistance memory device of claim 16 , wherein a content of silicon with respect to a sum of metals and silicon of the resistance change layer is less than or equal to about 35 at %.

19 . A variable resistance memory device comprising:

a resistance change layer comprising a first metal oxide having an oxygen deficient ratio that is greater than or equal to about 9% and a second metal oxide having an oxygen deficient ratio that is less than 9%, wherein a content of the first metal oxide is greater than a content of the second metal oxide;

a semiconductor layer on the resistance change layer;

a gate insulating layer on the semiconductor layer; and

a plurality of gate electrodes on the gate insulating layer to be apart from each other.

20 . The variable resistance memory device of claim 19 , wherein a content of a metal included in the second metal oxide with respect to entire metal included in the resistance change layer is less than or equal to about 35 at %.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 1, 2023
From: KIM, SEYUN; KANG, JOOHEON; KIM, SUNHO; KIM, YUMIN; PARK, GARAM; SONG, HYUNJAE; AHN, DONGHO; YANG, SEUNGYEUL; WOO, MYUNGHUN; LEE, JINWOO
To: SAMSUNG ELECTRONICS CO., LTD.
Reel/Frame 063489/0103 →
Priority Claims (2)
KR 10-2022-0104269 · Aug 19, 2022 · national
KR 10-2022-0153995 · Nov 16, 2022 · national
Continuity (1)
Related Publication 20240065001A1 · Feb 22, 2024
References Cited (33)
US 8427865B2 · Shima et al. · 2013 [cited by applicant]
US 8829590B2 · Park · 2014 [cited by applicant]
US 9093369B2 · Shin et al. · 2015 [cited by applicant]
US 9142765B2 · Yoneda et al. · 2015 [cited by applicant]
US 9947685B2 · Fujii et al. · 2018 [cited by applicant]
US 9947686B2 · Son et al. · 2018 [cited by applicant]
US 9966136B2 · Ogiwara et al. · 2018 [cited by applicant]
US 10903235B2 · Yoon et al. · 2021 [cited by applicant]
US 10930353B1 · Yoon et al. · 2021 [cited by applicant]
US 11024357B1 · Mizusaki et al. · 2021 [cited by applicant]
US 11087839B2 · Yoon et al. · 2021 [cited by applicant]
US 11239416B2 · Yoon et al. · 2022 [cited by applicant]
US 20140175360A1 · Tendulkar et al. · 2014 [cited by applicant]
US 20200266345A1 · Yoon et al. · 2020 [cited by applicant]
US 20210202833A1 · Kim et al. · 2021 [cited by applicant]
US 20210202840A1 · Kim et al. · 2021 [cited by applicant]
US 20210217473A1 · Cho et al. · 2021 [cited by applicant]
US 20220020437A1 · Kim et al. · 2022 [cited by applicant]
US 20220020818A1 · Kim et al. · 2022 [cited by applicant]
US 20220052259A1 · Kim et al. · 2022 [cited by applicant]
US 20220077235A1 · Kim et al. · 2022 [cited by applicant]
US 20220140234A1 · Han · 2022 [cited by applicant]
US 20220246679A1 · Cho et al. · 2022 [cited by applicant]
US 20220302380A1 · Mizusaki et al. · 2022 [cited by applicant]
US 20220310827A1 · Kim et al. · 2022 [cited by applicant]
US 20230012158A1 · Klemme et al. · 2023 [cited by applicant]
US 20230093892A1 · Kim et al. · 2023 [cited by applicant]
US 20230121581A1 · Kim · 2023 [cited by examiner]
US 20240065000A1 · Kim et al. · 2024 [cited by applicant]
US 20240196763A1 · Kim · 2024 [cited by examiner]
KR 101842759B1 · 2018 [cited by applicant]
KR 1020230053416A · 2023 [cited by applicant]
Extended European Search Report dated Feb. 26, 2024 issued in European Patent Application No. 23169766.5-1212. [cited by applicant]