IP Library Granted Patent US 12,283,561
Granted Patent B2
US 12,283,561 · App. 17/611,604 · Granted Apr 22, 2025

Flexible electronic structure

Inventors: Brian Cobb (Sedgefield Durham, GB); Richard Price (Sedgefield Durham, GB)
Assignee: PRAGMATIC SEMICONDUCTOR LIMITED
H01L24/19H01L23/367H01L23/4985H01L23/5225H01L23/562H01L24/05H01L24/16H01L24/20H01L24/32H01L24/83H05K1/181H01L24/81H01L24/82H01L2224/03318H01L2224/04105H01L2224/16265H01L2224/16268H01L2224/2919H01L2224/32268H01L2224/81203H01L2224/81898H01L2224/83203H01L2224/83851H01L2924/30105H01L2924/3025H01L2924/3511H01L2924/3512
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,283,561
App. No.
17/611,604
Granted
Apr 22, 2025
Kind
B2
Abstract

There is provided a flexible electronic structure for bonding with an external circuit, comprising a flexible substrate, having a first surface, configured for bonding with the external circuit, and an opposing second surface, configured for engagement with a bonding tool, comprising at least one electronic component; at least one contact member, operatively coupled with said at least one electronic component and provided at said first surface of said flexible substrate, and adapted to operably interface with the external circuit after bonding, and at least one shield member, provided at said first surface so as to shieldingly overlap at least a portion of said at least one electronic component, adapted to withstand a predetermined pressure applied to said first surface and/or said opposing second surface during bonding with the external circuit.

Claims (27)

1. A flexible electronic structure for bonding with an external circuit, comprising:

a flexible substrate, having a first surface, configured for bonding with the external circuit, and an opposing second surface, configured for engagement with a bonding tool, wherein the flexible substrate comprises at least one embedded component;

at least one contact member, operatively coupled with said at least one embedded electronic component and provided at said first surface of said flexible substrate, and adapted to operably interface with the external circuit after bonding, and

at least one mechanical shield member, the at least one mechanical shield member provided at said first surface, the at least one mechanical shield member located between the external circuit and the at least one embedded component during bonding, the at least one mechanical shield member having an overlapping footprint with at least a portion of the at least one embedded component.

2. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member has a predetermined thickness adapted to optimize planarity of said first surface, wherein the at least one mechanical shield member is adapted to withstand a predetermined pressure applied to said first surface and/or said opposing second surface during bonding with the external circuit.

3. The flexible integrated circuit (IC) structure according to claim 1 , wherein any one of said at least one mechanical shield member and said at least one contact member is arranged coplanar with said first surface.

4. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member is operably coupled to said at least one embedded electronic component.

5. The flexible integrated circuit (IC) structure according to claim 4 , wherein said at least one mechanical shield member is configured to provide a ground potential to said at least one embedded electronic component.

6. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member is configured to provide a heat sink or heat spreader for at least a portion of said at least one embedded electronic component.

7. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member is configured to provide electromagnetic shielding to at least a portion of said at least one embedded electronic component.

8. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member comprises a plurality of shield members operably arranged at said first surface.

9. The flexible integrated circuit (IC) structure according to claim 8 , wherein said plurality of mechanical shield members are electrically isolated from one another.

10. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member is electrically isolated from said at least one contact pad.

11. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member is operatively coupled to said at least one contact member.

12. The flexible integrated circuit (IC) structure according to claim 11 , wherein said mechanical shield member is an integral extension of said at least one contact member.

13. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member comprises a patterned contact layout.

14. The flexible integrated circuit (IC) structure according to claim 1 , wherein at least a portion of said at least one mechanical shield member is provided with an insulation layer configured to prevent an electrically conductive connection between said at least one mechanical shield member and the external circuit.

15. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one mechanical shield member is adapted to operably engage with at least a portion of the external circuit.

16. The flexible integrated circuit (IC) structure according to claim 1 , wherein said at least one embedded electronic component is an integrated circuit (IC).

17. The flexible integrated circuit (IC) structure according to claim 1 , wherein said flexible integrated circuit (IC) structure is configured for adhesive bonding with an external circuit.

18. The flexible integrated circuit (IC) structure according to claim 1 , wherein said flexible integrated circuit (IC) structure is configured for solder bump bonding with an external circuit.

19. A flexible electronic structure configured to bond with an external circuit, the flexible electronic structure comprising:

a flexible substrate, having:

a first surface, configured to bond with the external circuit, and

an opposing second surface, configured to engage with a bonding tool, and wherein the flexible substrate comprises at least one embedded component;

at least one contact member, operatively coupled with said at least one embedded electronic component, and associated with the first surface of said flexible substrate, and adapted to operably interface with the external circuit after a bonding has occurred, and

at least one mechanical shield member, the at least one mechanical shield member provided at said first surface, the at least one mechanical shield member located between the external circuit and the at least one embedded component during bonding, the at least one mechanical shield member having an overlapping footprint with at least a portion of the at least one embedded component.

Assignments (2)
CHANGE OF NAME Recorded Oct 14, 2024
From: PRAGMATIC PRINTING LIMITED
To: PRAGMATIC SEMICONDUCTOR LIMITED
Reel/Frame 068888/0492 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 22, 2021
From: COBB, BRIAN; PRICE, RICHARD
To: PRAGMATIC PRINTING LTD.
Reel/Frame 058462/0247 →
Priority Claims (1)
GB 1907158 · May 21, 2019 · national
Continuity (1)
Related Publication 20220246500A1 · Aug 4, 2022
References Cited (95)
US 5120665A · Tsukagoshi et al. · 1992 [cited by applicant]
US 5804882A · Tsukagoshi et al. · 1998 [cited by applicant]
US 5953589A · Shim et al. · 1999 [cited by applicant]
US 6069026A · Terrill et al. · 2000 [cited by applicant]
US 6346750B1 · Jiang et al. · 2002 [cited by applicant]
US 8083150B2 · Sakurai et al. · 2011 [cited by applicant]
US 8766284B1 · Dutta · 2014 [cited by applicant]
US 10134685B1 · Chen · 2018 [cited by examiner]
US 20020105078A1 · Lee et al. · 2002 [cited by applicant]
US 20020196614A1 · DiBene, II et al. · 2002 [cited by applicant]
US 20030057550A1 · Zhao et al. · 2003 [cited by applicant]
US 20080067656A1 · Leung · 2008 [cited by examiner]
US 20080150093A1 · Jang · 2008 [cited by examiner]
US 20100214759A1 · Beddingfield · 2010 [cited by examiner]
US 20100244222A1 · Chi · 2010 [cited by examiner]
US 20100290191A1 · Lin et al. · 2010 [cited by applicant]
US 20110090658A1 · Adams et al. · 2011 [cited by applicant]
US 20110140258A1 · Do · 2011 [cited by examiner]
US 20110147901A1 · Huang · 2011 [cited by examiner]
US 20110227209A1 · Yoon · 2011 [cited by examiner]
US 20120139091A1 · Wakabayashi · 2012 [cited by examiner]
US 20140003011A1 · Kato et al. · 2014 [cited by applicant]
US 20140021264A1 · Pueschner et al. · 2014 [cited by applicant]
US 20140361427A1 · Kim · 2014 [cited by applicant]
US 20140361428A1 · Park · 2014 [cited by examiner]
US 20150014862A1 · Kwon · 2015 [cited by examiner]
US 20150077949A1 · Baek et al. · 2015 [cited by applicant]
US 20150091149A1 · Jang · 2015 [cited by examiner]
US 20150278675A1 · Finn et al. · 2015 [cited by applicant]
US 20160056127A1 · Lee · 2016 [cited by examiner]
US 20160254761A1 · Furukawa et al. · 2016 [cited by applicant]
US 20170025593A1 · Bower et al. · 2017 [cited by applicant]
US 20170194263A1 · Kato · 2017 [cited by applicant]
US 20170278830A1 · Kim · 2017 [cited by examiner]
US 20180006008A1 · Lin · 2018 [cited by examiner]
US 20180053732A1 · Baek · 2018 [cited by examiner]
US 20180166405A1 · Chiang · 2018 [cited by examiner]
US 20180233457A1 · Chen · 2018 [cited by examiner]
US 20180247905A1 · Yu · 2018 [cited by examiner]
US 20180261557A1 · Yu · 2018 [cited by examiner]
US 20190006289A1 · Huang · 2019 [cited by examiner]
US 20190123004A1 · Chang · 2019 [cited by examiner]
US 20200006310A1 · Hu · 2020 [cited by examiner]
US 20200013735A1 · Liu · 2020 [cited by examiner]
US 20200035625A1 · Wang · 2020 [cited by examiner]
US 20200051882A1 · Watanabe · 2020 [cited by examiner]
US 20200176376A1 · Ndip · 2020 [cited by examiner]
US 20200294980A1 · Otsubo · 2020 [cited by examiner]
US 20200312821A1 · Yan · 2020 [cited by examiner]
US 20200321288A1 · Huang · 2020 [cited by examiner]
US 20210013585A1 · Ho · 2021 [cited by examiner]
US 20210020559A1 · Hung · 2021 [cited by examiner]
US 20210098391A1 · Wu · 2021 [cited by examiner]
US 20210242117A1 · Hung · 2021 [cited by examiner]
US 20220181267A1 · Kung · 2022 [cited by examiner]
US 20220238472A1 · Cobb · 2022 [cited by examiner]
US 20220320020A1 · Hsu · 2022 [cited by examiner]
DE 3924439A · 1991 [cited by applicant]
EP 1093160A2 · 2001 [cited by applicant]
GB 2581149A · 2020 [cited by applicant]
KR 1020150001125A · 2015 [cited by applicant]
WO WO2007061216A1 · 2007 [cited by applicant]
U.S. Appl. No. 17/611,611, filed Nov. 16, 2021, Cobb et al. [cited by applicant]
U.S. Appl. No. 17/611,614, filed Nov. 16, 2021, Williamson et al. [cited by applicant]
Hassan, Mahadi-Ul et al. “Assembly and Embedding of Ultra-Thin Chips in Polymers” XP032547032; EMPC 2013, Grenoble, France; Sep. 9, 2013. [cited by applicant]
Hollman, Richard et al. “Ultra Fine RDL Structure Fabrication Using Alternative Patterning and Botom-Up Plating Processes” XP033383278; 2018 IEEE 68th Electronic Components and Technology Conference; May 19, 2018. [cited by applicant]
Mashayekhi, Mohammad et al. “Chip-by-Chip Configurable Interconnection Using Digital Printing Techniques” XP020314891; Journal of Micromechanics and Microengineering; vol. 27, No. 4; Mar. 6, 2017. [cited by applicant]
Invitation to Pay Additional Fees and, Where Applicable, Protest Fee for International Application No. PCT/GB2020/051219, mailed Aug. 21, 2020. [cited by applicant]
International Search Report for International Application No. PCT/GB2020/051219, mailed Oct. 13, 2020. [cited by applicant]
Written Opinion for International Application No. PCT/GB2020/051219, mailed Oct. 13, 2020. [cited by applicant]
Search Report for Great Britain Application No. 1907158.8, mailed Oct. 24, 2019. [cited by applicant]
Invitation to Pay Additional Fees and, Where Applicable, Protest Fee for International Application No. PCT/GB2020/051221, mailed Aug. 24, 2020. [cited by applicant]
International Search Report for International Application No. PCT/GB2020/051221, mailed Oct. 22, 2020. [cited by applicant]
Written Opinion for International Application No. PCT/GB2020/051221, mailed Oct. 22, 2020. [cited by applicant]
Invitation to Pay Additional Fees and, Where Applicable, Protest Fee for International Application No. PCT/GB2020/051222, mailed Aug. 27, 2020. [cited by applicant]
International Search Report for International Application No. PCT/GB2020/051222, mailed Oct. 19, 2020. [cited by applicant]
Written Opinion for International Application No. PCT/GB2020/051222, mailed Oct. 19, 2020. [cited by applicant]
Examination Report Under Section 18(3) for Great Britain Application No. 1907158.8, mailed Aug. 29, 2023. [cited by applicant]
Gupta, Shoubhik et al. “Ultra-Thin Chips for High-Performance Flexible Electronics” Nature Partner Journals; Mar. 14, 2018. [cited by applicant]
Johnson Electric “Parlex Options for Shielding Flexible Printed Circuits and Shielded Flexible Flat Cable” Available at https://www.johnsonelectric.com/en/resources-for-engineers/flat-flexible-cables/flat-flexible-cable… [cited by applicant]
Kamikoriyama, Yoichi et al. “Ambient Aqueous-Phase Synthesis of Copper Nanoparticles and Nanopastes with Low-Temperature Sintering and Ultra-High Bonding Abilities” Scientific Reports; Jan. 29, 2019. [cited by applicant]
Sekitani, Tsuyoshi et al. “Human-Friendly Organic Integrated Circuits” Materials Today; vol. 14, No. 9; Sep. 2011. [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/GB2020/051219, mailed Dec. 2, 2021. [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/GB2020/051221, mailed Dec. 2, 2021. [cited by applicant]
International Preliminary Report on Patentability for International Application No. PCT/GB2020/051222, mailed Dec. 2, 2021. [cited by applicant]
Examination Report Under Section 18(3) for Great Britain Application No. 1907158.8, mailed Nov. 21, 2023. [cited by applicant]
Examiner's Report of Telephone Conversation for Great Britain Application No. 1907158.8, mailed Dec. 14, 2023. [cited by applicant]
Intention to Grant Under Section 18(4) for Great Britain Application No. 1907158.8, mailed Jan. 10, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/611,611, mailed Jan. 19, 2024. [cited by applicant]
Office Action (Restriction Requirement) for U.S. Appl. No. 17/611,614, mailed May 1, 2024. [cited by applicant]
Office Action (Restriction Requirement) for U.S. Appl. No. 17/611,614, mailed May 13, 2024. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/611,611, mailed Oct. 28, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/611,611, mailed Jul. 25, 2024. [cited by applicant]
Office Action for U.S. Appl. No. 17/611,614, mailed Aug. 27, 2024. [cited by applicant]
Notice of Allowance for U.S. Appl. No. 17/611,614, mailed Mar. 19, 2025. [cited by applicant]