IP Library Granted Patent US 10,249,577
Granted Patent B2
US 10,249,577 · App. 15/499,647 · Granted Apr 2, 2019

Method of forming metal interconnection and method of fabricating semiconductor apparatus using the method

Inventors: Choong Man Lee (Chungcheongnam-do, KR); Yong Min Yoo (Seoul, KR); Young Jae Kim (Chungcheongnam-do, KR); Seung Ju Chun (Chungcheongnam-do, KR); Sun Ja Kim (Chungcheongnam-do, KR)
Assignee: ASM IP Holding B.V.
H01L23/564H01L21/0217H01L21/0228H01L21/02178H01L21/02211H01L21/02219H01L21/02274H01L21/7684H01L21/76802H01L21/76832H01L21/76834H01L21/76843H01L21/76877H01L23/5226H01L23/53238H01L23/53295H01L21/02074
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,249,577
App. No.
15/499,647
Granted
Apr 2, 2019
Kind
B2
Abstract

A semiconductor manufacturing method includes depositing a low-k dielectric layer, forming a trench in the low-k dielectric layer, forming a barrier layer in the trench, filling a metal on the barrier layer, planarizing the metal, and forming a capping layer on the planarized metal, wherein the capping layer includes at least two layers.

Claims (108)

1. A method of forming a metal interconnection, the method comprising:

depositing a low-k dielectric layer;

forming a trench in the low-k dielectric layer;

forming a barrier layer in the trench;

filling a metal on the barrier layer;

planarizing the metal; and

forming a capping layer on the planarized metal,

wherein the capping layer comprises at least two layers and has a thickness equal to or less than 100 Å,

wherein the forming of the capping layer comprises depositing a first nitride layer and a second nitride layer, and

wherein the depositing of the first nitride layer and the second nitride layer comprises:

depositing an aluminum nitride (AlN) layer; and

depositing a silicon nitride (SiN) layer,

wherein a ratio of a thickness of the AIN layer to a thickness of the SiN layer ranges from 1:15 to 1:2, and

wherein, when the capping layer comprising the AlN layers and SiN layer is exposed for 17 hours at a temperature of 85° C. and a humidity of 85%, a change in strees of a thin film is equal to or less than 50 MPa.

2. The method of claim 1 , wherein the AlN layer is formed by using a plasma-enhanced atomic layer deposition (PEALD) method.

3. The method of claim 2 , wherein the depositing of the AlN layer comprises a plurality of cycles,

wherein each of the plurality of cycles comprises:

supplying an aluminum (Al) source gas;

supplying a purge gas;

supplying a reactive gas and activating the reactive gas by using plasma; and

supplying the purge gas,

wherein the purge gas is continuously supplied to a reaction space during the plurality of cycles.

4. The method of claim 3 , wherein the Al source gas comprises trimethyl aluminum (Al(CH 3 ) 3 or TMA), and the reactive gas comprises a gas mixture of nitrogen and hydrogen.

5. The method of claim 1 , wherein the SiN layer is formed by using a pulsed plasma-enhanced chemical vapor deposition (P-PECVD) method.

6. The method of claim 1 , wherein a thickness of the SiN layer is at least 30 Å.

7. The method of claim 1 , wherein the first nitride layer and the second nitride layer are formed in-situ in the same reactor.

8. A method of forming a metal interconnection, the method comprising:

depositing a low-k dielectric layer;

forming a trench in the low-k dielectric layer;

forming a barrier layer in the trench;

filling a metal on the barrier layer;

planarizing the metal; and

forming a capping layer on the planarized metal,

wherein the capping layer comprises at least two layers and has a thickness equal to or less than 100 Å,

wherein the forming of the capping layer comprises depositing a first nitride layer and a second nitride layer,

wherein the depositing of the first nitride layer and the second nitride layer comprises:

depositing an aluminum nitride (AlN) layer; and

depositing a silicon nitride (SiN) layer,

wherein the SiN layer is formed by using a pulsed plasma-enhanced chemical vapor deposition (P-PECVD) method,

wherein the depositing of the SiN layer comprises a plurality of cycles,

wherein each of the plurality of cycles comprises:

supplying a silicon (Si) source gas;

supplying a purge gas;

supplying a reactive gas and activating the reactive gas by using plasma; and

supplying the purge gas, and

wherein the reactive gas, the purge gas, and the plasma are continuously supplied to a reaction space during the plurality of cycles.

9. The method of claim 8 , wherein the Si source gas comprises Si and H elements.

10. The method of claim 9 , wherein the Si source gas comprises at least one from among SiH 4 , bis(diethylamino) silane (BDEAS), and diisopropylamino silane (DIPAS).

11. The method of claim 8 , wherein the reactive gas comprises a gas mixture of nitrogen and hydrogen.

12. A method of forming a metal interconnection, the method comprising:

depositing a low-k dielectric layer;

forming a trench in the low-k dielectric layer;

forming a barrier layer in the trench;

filling a metal on the barrier layer;

planarizing the metal; and

forming a capping layer on the planarized metal, wherein the capping layer comprises at least two layers and has a thickness equal to or less than 100 Å,

wherein the forming of the capping layer comprises depositing a first nitride layer and a second nitride layer,

wherein the depositing of the first nitride layer and the second nitride layer comprises:

depositing an aluminum nitride (AlN) layer; and

depositing a silicon nitride (SiN) layer,

wherein the SiN layer is formed by using a pulsed plasma-enhanced chemical vapor deposition (P-PECVD) method,

wherein the method further comprises performing plasma processing before the deposition of the first nitride layer and the second nitride layer,

wherein performing the plasma processing comprises at least one cycle,

wherein each of the at least one cycle comprises:

supplying a nitrogen-containing gas;

activating the nitrogen-containing gas by using plasma; and

supplying a purge gas, and

wherein a metal oxide on the metal is reduced into a metal during the cycle.

13. A method of forming a metal interconnection, the method comprising:

depositing a low-k dielectric layer;

forming a trench in the low-k dielectric layer;

forming a barrier layer in the trench;

filling a metal on the barrier layer;

planarizing the metal; and

forming a capping layer on the planarized metal,

wherein the capping layer comprises at least two layers and has a thickness equal to or less than 100 Å,

wherein the forming of the capping layer comprises depositing a first nitride layer and a second nitride layer,

wherein the depositing of the first nitride layer and the second nitride layer comprises:

depositing an aluminum nitride (AlN) layer; and

depositing a silicon nitride (SiN) layer,

wherein the SiN layer is formed by using a pulsed plasma-enhanced chemical vapor deposition (P-PECVD) method, and,

wherein the forming of the capping layer is performed at a temperature ranging from about 250° C. to about 350° C.

14. A method of forming a metal interconnection, the method comprising:

depositing a low-k dielectric layer;

forming a trench in the low-k dielectric layer;

forming a barrier layer in the trench;

filling a metal on the barrier layer;

planarizing the metal; and

forming a capping layer on the planarized metal,

wherein the capping layer comprises at least two layers and has a thickness equal to or less than 100 Å,

wherein the forming of the capping layer comprises depositing a first nitride layer and a second nitride layer,

wherein the depositing of the first nitride layer and the second nitride layer comprises:

depositing an aluminum nitride (AlN) layer; and

depositing a silicon nitride (SiN) layer,

wherein the SiN layer is formed by using a plasma-enhanced atomic layer deposition (PEALD) method, and

wherein a ratio of power of plasma supplied during the depositing of the AlN layer to power of plasma supplied during the depositing of the SiN layer ranges from about 10:1 to 8:1.

15. A method of manufacturing a semiconductor device, the method comprising:

depositing a low-k dielectric layer;

forming a trench in the low-k dielectric layer;

forming a barrier layer in the trench;

filling copper on the barrier layer to form a copper layer;

planarizing the copper layer;

applying plasma to the planarized copper layer;

forming an aluminum nitride (AlN) layer on the planarized copper layer by using a plasma-enhanced atomic layer deposition (PEALD) method; and

forming a silicon nitride (SiN) layer on the AlN layer in-situ in a reactor in which the AlN layer has been formed,

wherein a sum of a thickness of the AlN layer and a thickness of the SiN layer ranges from about 50 Å to about 100Å, and

wherein the forming the AlN layer and the forming of the SiN layer are performed at a temperature ranging from about 250° C. to about 350° C.

16. A method of manufacturing a semiconductor device, the method comprising: forming a first dielectric layer; forming a first metal layer in the first dielectric layer; and forming a capping layer with a thickness less than 100 Å on the first dielectric layer and the first metal layer, wherein the forming of the capping layer comprises: forming an aluminum nitride layer; and forming a silicon nitride layer on the aluminum nitride layer, and wherein the aluminum nitride layer is located between the first metal layer and the silicon nitride layer; and forming a second dielectric layer on the said capping layer; forming a second metal layer in the said second dielectric layer; and forming a second capping layer with a thickness less than 100 Å on the second dielectric layer and the second first metal layer, wherein the forming of the second capping layer comprises: forming an second aluminum nitride layer; forming a second silicon nitride layer on the second aluminum nitride layer; and wherein a part of the second metal layer contacts the first metal layer and the side wall of the said first capping, layer.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Apr 27, 2017
From: LEE, CHOONG MAN; YOO, YONG MIN; KIM, YOUNG JAE; CHUN, SEUNG JU; KIM, SUN JA
To: ASM IP HOLDING B.V.
Reel/Frame 042169/0702 →
Priority Claims (1)
KR 10-2016-0060210 · May 17, 2016 · national
Continuity (1)
Related Publication 20170338192A1 · Nov 23, 2017
Cited By (55)
US 1,060,598 US 1,099,184 US 12,195,852 US 12,195,855 US 12,209,308 US 12,211,742 US 12,217,946 US 12,217,954 US 12,218,000 US 12,218,269 US 12,221,357 US 12,230,497 US 12,230,531 US 12,240,760 US 12,241,158 US 12,243,742 US 12,243,747 US 12,243,757 US 12,247,286 US 12,252,785 US 12,255,053 US 12,266,524 US 12,266,695 US 12,272,527 US 12,276,023 US 12,278,129 US 12,288,710 US 12,322,591 US 12,363,960 US 12,378,665 US 12,406,846 US 12,410,515 US 12,410,522 US 12,414,301 US 12,428,726 US 12,431,334 US 12,431,354 US 12,442,082 US 12,444,599 US 12,448,682 US 12,454,755 US 12,469,693 US 12,516,413 US 12,518,970 US 12,525,449 US 12,532,674 US 12,550,644 US 12,564,871 US 12,598,928 US 12,601,062 US 12,622,218 US 12,628,603 US 12,630,919 US 12,672,357 US 12,685,061