IP Library › Granted Patent US 12,585,931
Granted Patent B2
US 12,585,931 · App. 18/143,502 · Granted Mar 24, 2026

3D hybrid bonding 3D memory devices with NPU/CPU for AI inference application

Inventor: Hsiang-Lan Lung (Ardsley, NY)
Assignee: MACRONIX INTERNATIONAL CO., LTD.
G06N3/063G06N3/048
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,585,931
App. No.
18/143,502
Granted
Mar 24, 2026
Kind
B2
Abstract

An AI inference platform comprises a logic die including an array of AI processing elements. Each AI processing element including an activation memory storing activation data for use in neural network computations. The platform includes a memory die that includes an array of 3D memory cells and a page buffer that facilitates storage and retrieval of neural network weights for use in neural network computations. A plurality of vertical connections can directly connect AI processing elements in the logic die and page buffers of corresponding ones of the memory cells in the memory die, enabling storage or retrieval of a neural network weight to and from a particular page buffer of a corresponding 3D memory cell for use in neural network computations conducted by a corresponding AI processing element in the logic die.

Claims (32)

1 . An artificial intelligence (AI) inference platform, comprising:

a logic die including an array of AI accelerator processing elements, each AI accelerator processing element including an activation memory and an AI processor element;

a memory die including an array of cells implementing a weight memory and a page buffer; and

a plurality of vertical connections that directly connect AI accelerator processing elements in the logic die and the page buffer of corresponding cells in the array of the memory die.

2 . The AI inference platform of claim 1 , wherein the AI accelerator processing elements implement neural processing units (NPU).

3 . The AI inference platform of claim 1 , wherein the direct vertical connections comprise copper-to-copper hybrid bond vias.

4 . The AI inference platform of claim 1 , wherein an AI processor element performs at least one of a storage and a retrieval of a neural network weight to or from a particular page buffer of a corresponding memory cell of the array for use in neural network computations conducted by a corresponding AI accelerator processing element in the logic die.

5 . The AI inference platform of claim 1 , wherein the memory die further comprises 3D NAND.

6 . The AI inference platform of claim 1 , wherein the activation memory comprises a static random-access memory (SRAM).

7 . The AI inference platform of claim 6 , wherein the activation memory stores activation data including a non-linear function identifying relationships between inputs and outputs of a neural network.

8 . The AI inference platform of claim 7 , wherein the activation memory stores activation data including data implementing an activation function selected from at least one of a sigmoid function, a hyperbolic tangent (tanh) function, a rectified linear unit (ReLU) function, a leaky rectified linear unit (LReLU) function, and a maxout function.

9 . The AI inference platform of claim 1 , wherein the memory die implements one of a phase change memory (PCM), a NOR flash memory, a 3D AND flash memory, a resistive random-access memory (RRAM), a magneto-resistive random-access memory (MRAM), a ferroelectric random-access memory (FeRAM), a conductive bridge random-access memory (CBRAM), and a 3D NAND flash memory.

10 . The AI inference platform of claim 1 , wherein the page buffer of a corresponding cell in the array of the memory die is incorporated into the memory die, such that no external buffer is located between the memory die and the logic die.

11 . An artificial intelligence (AI) inference method for applying weight data from a high-bandwidth memory to neural network computations, the method comprising:

retrieving, by an AI processor element of a plurality of AI processor elements arrayed on a logic die, a plurality of neural network weights stored in a corresponding 3D memory cell of a plurality of 3D memory cells arrayed on a memory die; wherein the AI processor element is directly connected to the corresponding 3D memory cell by a plurality of metal-to-metal hybrid bonds formed between metal contacts placed upon contacting surfaces of each of the logic die and the memory die;

applying, using an accelerator core coupled to the AI processor element, the plurality of neural network weights to input data for one or more nodes of a plurality of nodes of a neural network to obtain an intermediate output;

retrieving activation data from an activation memory directly connected with the AI processor element on the logic die;

applying the retrieved activation data to the intermediate output to obtain a result for a neural network layer; and

storing the result in at least one of the corresponding 3D memory cell, a field programmable gate array (FPGA) buffer, and the activation memory, thereby facilitating computations at additional neural network layers until a final result is reached.

12 . The artificial intelligence (AI) inference method of claim 11 , wherein the AI processor element is directly connected to the activation memory by a second plurality of metal-to-metal hybrid bonds formed between metal contacts placed upon contacting surfaces of each of the logic die and the memory die.

13 . The artificial intelligence (AI) inference method of claim 11 , wherein the retrieving of the activation data from the activation memory, further includes retrieving data representing a non-linear function identifying relationships between inputs and outputs of the neural network.

14 . The artificial intelligence (AI) inference method of claim 13 , wherein the retrieving of the activation data from the activation memory, further includes retrieving data implementing an activation function selected from at least one of a sigmoid function, a hyperbolic tangent (tanh) function, a rectified linear unit (ReLU) function, a leaky rectified linear unit (LReLU) function, and a maxout function.

15 . The artificial intelligence (AI) inference method of claim 11 , further including storing, to the activation memory, data representing a non-linear function identifying relationships between inputs and outputs of the neural network.

16 . The artificial intelligence (AI) inference method of claim 15 , wherein the storing of the data further includes storing data implementing an activation function selected from at least one of a sigmoid function, a hyperbolic tangent (tanh) function, a rectified linear unit (ReLU) function, a leaky rectified linear unit (LReLU) function, and a maxout function.

17 . The artificial intelligence (AI) inference method of claim 11 , further including:

receiving, by the AI processing element, weight data; and

storing the weight data as received to a memory cell of the weight memory directly connected to the AI processing element.

18 . The artificial intelligence (AI) inference method of claim 11 , further including:

receiving, by at least two AI processing elements of the plurality of AI processing elements, weight data; and

storing, by each of the at least two AI processing elements, the weight data as received to corresponding 3D memory cells of the at least two of the plurality of 3D memory cells directly connected to the at least two AI processing elements.

19 . The artificial intelligence (AI) inference method of claim 11 , further including:

repeatedly performing the retrieving of the neural network weights, the applying of the neural network weights, the retrieving of the activation data, the applying of the activation data and the storing of the result for additional neural network layers, until a final result is reached.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded May 4, 2023
From: LUNG, HSIANG-LAN
To: MACRONIX INTERNATIONAL CO., LTD.
Reel/Frame 063541/0911 →
Continuity (1)
Related Publication 20240370715A1 · Nov 7, 2024
References Cited (369)
US 4219829A · Dorda · 1980 [cited by examiner]
US 4987090A · Hsu · 1991 [cited by examiner]
US 5029130A · Yeh · 1991 [cited by examiner]
US 5586073A · Hiura · 1996 [cited by examiner]
US 5963803A · Dawson · 1999 [cited by examiner]
US 6034882A · Johnson · 2000 [cited by examiner]
US 6107882A · Gabara · 2000 [cited by examiner]
US 6313486B1 · Kencke · 2001 [cited by examiner]
US 6385097B1 · Liao · 2002 [cited by examiner]
US 6486027B1 · Noble · 2002 [cited by examiner]
US 6593624B2 · Walker · 2003 [cited by examiner]
US 6829598B2 · Milev · 2004 [cited by examiner]
US 6856542B2 · Roy · 2005 [cited by examiner]
US 6906940B1 · Lue · 2005 [cited by examiner]
US 6960499B2 · Nandakumar · 2005 [cited by examiner]
US 7081377B2 · Cleeves · 2006 [cited by examiner]
US 7089218B1 · Visel · 2006 [cited by examiner]
US 7129538B2 · Lee et al. · 2006 [cited by applicant]
US 7177169B2 · Scheuerlein · 2007 [cited by examiner]
US 7368358B2 · Ouyang · 2008 [cited by examiner]
US 7436723B2 · Rinerson · 2008 [cited by examiner]
US 7593908B2 · Abdulkader · 2009 [cited by examiner]
US 7646041B2 · Chae · 2010 [cited by examiner]
US 7747668B2 · Nomura · 2010 [cited by examiner]
US 7948024B2 · Kim · 2011 [cited by examiner]
US 8045355B2 · Ueda · 2011 [cited by examiner]
US 8154128B2 · Lung · 2012 [cited by examiner]
US 8203187B2 · Lung · 2012 [cited by examiner]
US 8275728B2 · Pino · 2012 [cited by applicant]
US 8331149B2 · Choi · 2012 [cited by examiner]
US 8432719B2 · Lue · 2013 [cited by examiner]
US 8564045B2 · Liu · 2013 [cited by examiner]
US 8589320B2 · Breitwisch · 2013 [cited by examiner]
US 8630114B2 · Lue · 2014 [cited by applicant]
US 8725670B2 · Visel · 2014 [cited by applicant]
US 8860124B2 · Lue · 2014 [cited by examiner]
US 9064903B2 · Mitchell · 2015 [cited by examiner]
US 9111617B2 · Shim · 2015 [cited by examiner]
US 9147468B1 · Lue · 2015 [cited by examiner]
US 9177966B1 · Rabkin · 2015 [cited by examiner]
US 9213936B2 · Visel · 2015 [cited by applicant]
US 9379129B1 · Lue · 2016 [cited by examiner]
US 9391084B2 · Lue · 2016 [cited by examiner]
US 9397110B2 · Lue · 2016 [cited by applicant]
US 9401371B1 · Lee · 2016 [cited by examiner]
US 9430735B1 · Vali · 2016 [cited by examiner]
US 9431099B2 · Lee · 2016 [cited by examiner]
US 9520485B2 · Lue · 2016 [cited by examiner]
US 9524980B2 · Lue · 2016 [cited by examiner]
US 9535831B2 · Jayasena et al. · 2017 [cited by applicant]
US 9536969B2 · Yang · 2017 [cited by examiner]
US 9589982B1 · Cheng · 2017 [cited by examiner]
US 9698156B2 · Lue · 2017 [cited by examiner]
US 9698185B2 · Chen · 2017 [cited by examiner]
US 9710747B2 · Kang · 2017 [cited by examiner]
US 9747230B2 · Han et al. · 2017 [cited by applicant]
US 9754953B2 · Tang · 2017 [cited by examiner]
US 9767028B2 · Cheng et al. · 2017 [cited by applicant]
US 9898207B2 · Kim et al. · 2018 [cited by applicant]
US 9910605B2 · Jayasena et al. · 2018 [cited by applicant]
US 9922716B2 · Hsiung · 2018 [cited by examiner]
US 9978454B2 · Jung · 2018 [cited by applicant]
US 9983829B2 · Ravimohan · 2018 [cited by examiner]
US 9991007B2 · Lee · 2018 [cited by examiner]
US 10037167B2 · Kwon · 2018 [cited by examiner]
US 10043819B1 · Lai · 2018 [cited by examiner]
US 10056149B2 · Yamada · 2018 [cited by examiner]
US 10073733B1 · Jain · 2018 [cited by examiner]
US 10157012B2 · Kelner · 2018 [cited by examiner]
US 10175667B2 · Bang · 2019 [cited by examiner]
US 10211218B2 · Lue · 2019 [cited by applicant]
US 10242737B1 · Lin · 2019 [cited by examiner]
US 10381376B1 · Nishikawa · 2019 [cited by examiner]
US 10403637B2 · Lue · 2019 [cited by examiner]
US 10528643B1 · Choi · 2020 [cited by examiner]
US 10534840B1 · Petti · 2020 [cited by examiner]
US 10540591B2 · Gao · 2020 [cited by examiner]
US 10552759B2 · Rich · 2020 [cited by examiner]
US 10565494B2 · Henry et al. · 2020 [cited by applicant]
US 10635398B2 · Lin et al. · 2020 [cited by applicant]
US 10643713B1 · Louie · 2020 [cited by examiner]
US 10719296B2 · Lee et al. · 2020 [cited by applicant]
US 10777566B2 · Lue · 2020 [cited by applicant]
US 10783963B1 · Hung · 2020 [cited by examiner]
US 10790023B2 · Harari · 2020 [cited by applicant]
US 10790828B1 · Gunter · 2020 [cited by examiner]
US 10825510B2 · Jaiswal · 2020 [cited by examiner]
US 10860682B2 · Knag · 2020 [cited by examiner]
US 10880994B2 · Aoki · 2020 [cited by examiner]
US 10910393B2 · Lai et al. · 2021 [cited by applicant]
US 10942673B2 · Shafiee Ardestani et al. · 2021 [cited by applicant]
US 10957392B2 · Lee · 2021 [cited by examiner]
US 11069704B2 · Lai · 2021 [cited by examiner]
US 11127108B2 · Sharma · 2021 [cited by examiner]
US 11171115B2 · Manipatruni · 2021 [cited by examiner]
US 11397886B2 · Hoang · 2022 [cited by examiner]
US 11410028B2 · Crill · 2022 [cited by examiner]
US 11443407B2 · Sharma et al. · 2022 [cited by applicant]
US 11544547B2 · Kulkarni · 2023 [cited by examiner]
US 11568228B2 · Hoang · 2023 [cited by examiner]
US 11663471B2 · Hoang · 2023 [cited by examiner]
US 11694940B1 · Mathuriya · 2023 [cited by examiner]
US 11704211B1 · Kaplan · 2023 [cited by examiner]
US 11764190B1 · Manipatruni · 2023 [cited by examiner]
US 11784164B2 · Dokania · 2023 [cited by examiner]
US 11836102B1 · Mathuriya · 2023 [cited by examiner]
US 11844223B1 · Mathuriya · 2023 [cited by examiner]
US 11899613B1 · Mathuriya · 2024 [cited by examiner]
US 11922995B2 · Troia · 2024 [cited by examiner]
US 12079475B1 · Mathuriya · 2024 [cited by examiner]
US 12079733B2 · Hoang · 2024 [cited by examiner]
US 12086410B1 · Mathuriya · 2024 [cited by examiner]
US 12205008B2 · Ma · 2025 [cited by examiner]
US 12299597B2 · Lung · 2025 [cited by examiner]
US 12307354B2 · Zhang · 2025 [cited by examiner]
US 12456040B2 · Zhang · 2025 [cited by examiner]
US 20010055838A1 · Walker · 2001 [cited by examiner]
US 20020028541A1 · Lee · 2002 [cited by examiner]
US 20030122181A1 · Wu · 2003 [cited by examiner]
US 20050088878A1 · Eshel · 2005 [cited by examiner]
US 20050280061A1 · Lee · 2005 [cited by examiner]
US 20050287793A1 · Blanchet · 2005 [cited by examiner]
US 20070158736A1 · Arai · 2007 [cited by examiner]
US 20080101109A1 · Haring-Bolivar · 2008 [cited by examiner]
US 20080117678A1 · Shieh · 2008 [cited by examiner]
US 20090097321A1 · Kim · 2009 [cited by examiner]
US 20090184360A1 · Jin · 2009 [cited by examiner]
US 20100172189A1 · Itagaki · 2010 [cited by examiner]
US 20100182828A1 · Shima · 2010 [cited by examiner]
US 20100202208A1 · Endo · 2010 [cited by examiner]
US 20100270593A1 · Lung · 2010 [cited by examiner]
US 20110018051A1 · Kim · 2011 [cited by examiner]
US 20110063915A1 · Tanaka · 2011 [cited by examiner]
US 20110106742A1 · Pino · 2011 [cited by examiner]
US 20110128791A1 · Chang · 2011 [cited by examiner]
US 20110140070A1 · Kim · 2011 [cited by examiner]
US 20110194357A1 · Han · 2011 [cited by examiner]
US 20110286258A1 · Chen · 2011 [cited by examiner]
US 20110297912A1 · Samachisa · 2011 [cited by examiner]
US 20120007167A1 · Hung · 2012 [cited by examiner]
US 20120044742A1 · Narayanan · 2012 [cited by examiner]
US 20120112264A1 · Lee · 2012 [cited by examiner]
US 20120182801A1 · Lue · 2012 [cited by examiner]
US 20120235111A1 · Osano · 2012 [cited by examiner]
US 20120254087A1 · Visel · 2012 [cited by applicant]
US 20130070528A1 · Maeda · 2013 [cited by examiner]
US 20130075684A1 · Kinoshita · 2013 [cited by examiner]
US 20130119455A1 · Chen · 2013 [cited by examiner]
US 20140043898A1 · Kuo · 2014 [cited by examiner]
US 20140063949A1 · Tokiwa · 2014 [cited by examiner]
US 20140119127A1 · Lung · 2014 [cited by examiner]
US 20140149773A1 · Huang · 2014 [cited by examiner]
US 20140268996A1 · Park · 2014 [cited by examiner]
US 20140330762A1 · Msel · 2014 [cited by applicant]
US 20150008500A1 · Fukumoto · 2015 [cited by examiner]
US 20150170001A1 · Rabinovich · 2015 [cited by examiner]
US 20150171106A1 · Suh · 2015 [cited by examiner]
US 20150179661A1 · Huo · 2015 [cited by examiner]
US 20150199126A1 · Jayasena · 2015 [cited by examiner]
US 20150331817A1 · Han · 2015 [cited by examiner]
US 20150340369A1 · Lue · 2015 [cited by examiner]
US 20160043100A1 · Lee · 2016 [cited by examiner]
US 20160141299A1 · Hong · 2016 [cited by examiner]
US 20160141337A1 · Shimabukuro · 2016 [cited by examiner]
US 20160181315A1 · Lee · 2016 [cited by examiner]
US 20160232973A1 · Jung · 2016 [cited by examiner]
US 20160247579A1 · Ueda · 2016 [cited by examiner]
US 20160308114A1 · Kim · 2016 [cited by examiner]
US 20160329341A1 · Shimabukuro · 2016 [cited by examiner]
US 20160336064A1 · Seo · 2016 [cited by examiner]
US 20160342892A1 · Ross · 2016 [cited by examiner]
US 20160342893A1 · Ross · 2016 [cited by examiner]
US 20160343421A1 · Pyo · 2016 [cited by examiner]
US 20160358661A1 · Vali et al. · 2016 [cited by applicant]
US 20160379115A1 · Burger · 2016 [cited by examiner]
US 20170003889A1 · Kim · 2017 [cited by examiner]
US 20170025421A1 · Sakakibara · 2017 [cited by examiner]
US 20170084748A1 · Yang · 2017 [cited by examiner]
US 20170091313A1 · Chalabi · 2017 [cited by examiner]
US 20170092370A1 · Harari · 2017 [cited by examiner]
US 20170103316A1 · Ross · 2017 [cited by examiner]
US 20170123987A1 · Cheng · 2017 [cited by examiner]
US 20170148517A1 · Harari · 2017 [cited by examiner]
US 20170160955A1 · Jayasena et al. · 2017 [cited by applicant]
US 20170169885A1 · Tang · 2017 [cited by examiner]
US 20170169887A1 · Widjaja · 2017 [cited by examiner]
US 20170243879A1 · Yu · 2017 [cited by examiner]
US 20170263623A1 · Zhang · 2017 [cited by examiner]
US 20170270405A1 · Kurokawa · 2017 [cited by examiner]
US 20170287928A1 · Kanamori · 2017 [cited by examiner]
US 20170309634A1 · Noguchi · 2017 [cited by examiner]
US 20170316833A1 · Ihm · 2017 [cited by examiner]
US 20170317096A1 · Shin · 2017 [cited by examiner]
US 20170337466A1 · Bayat · 2017 [cited by examiner]
US 20180113649A1 · Shafiee Ardestani · 2018 [cited by examiner]
US 20180121790A1 · Kim · 2018 [cited by examiner]
US 20180129424A1 · Confalonieri · 2018 [cited by examiner]
US 20180129936A1 · Young · 2018 [cited by examiner]
US 20180144240A1 · Garbin · 2018 [cited by examiner]
US 20180157488A1 · Shu · 2018 [cited by examiner]
US 20180173420A1 · Li · 2018 [cited by examiner]
US 20180182776A1 · Kim · 2018 [cited by examiner]
US 20180189640A1 · Henry · 2018 [cited by examiner]
US 20180240522A1 · Jung · 2018 [cited by examiner]
US 20180246783A1 · Avraham · 2018 [cited by examiner]
US 20180247195A1 · Kumar · 2018 [cited by examiner]
US 20180285726A1 · Baum · 2018 [cited by examiner]
US 20180286874A1 · Kim · 2018 [cited by examiner]
US 20180321942A1 · Yu · 2018 [cited by examiner]
US 20180342299A1 · Yamada et al. · 2018 [cited by applicant]
US 20180350823A1 · Or-Bach · 2018 [cited by examiner]
US 20190019538A1 · Li · 2019 [cited by examiner]
US 20190019564A1 · Li · 2019 [cited by examiner]
US 20190035449A1 · Saida · 2019 [cited by examiner]
US 20190043560A1 · Sumbul · 2019 [cited by examiner]
US 20190050714A1 · Nosko · 2019 [cited by examiner]
US 20190065151A1 · Chen · 2019 [cited by examiner]
US 20190073564A1 · Saliou · 2019 [cited by examiner]
US 20190073565A1 · Saliou · 2019 [cited by examiner]
US 20190088329A1 · Tiwari · 2019 [cited by examiner]
US 20190102170A1 · Chen · 2019 [cited by examiner]
US 20190138891A1 · Kim · 2019 [cited by examiner]
US 20190138892A1 · Kim · 2019 [cited by examiner]
US 20190148393A1 · Lue · 2019 [cited by examiner]
US 20190164044A1 · Song · 2019 [cited by examiner]
US 20190164617A1 · Tran · 2019 [cited by examiner]
US 20190213234A1 · Bayat · 2019 [cited by examiner]
US 20190220249A1 · Lee · 2019 [cited by examiner]
US 20190244662A1 · Lee · 2019 [cited by examiner]
US 20190286419A1 · Lin · 2019 [cited by examiner]
US 20190311243A1 · Whatmough · 2019 [cited by examiner]
US 20190311749A1 · Song · 2019 [cited by examiner]
US 20190325959A1 · Bhargava · 2019 [cited by examiner]
US 20190340497A1 · Baraniuk · 2019 [cited by examiner]
US 20190349426A1 · Smith · 2019 [cited by examiner]
US 20190363131A1 · Torng · 2019 [cited by examiner]
US 20200026993A1 · Otsuka · 2020 [cited by examiner]
US 20200034148A1 · Sumbul · 2020 [cited by examiner]
US 20200065650A1 · Tran · 2020 [cited by examiner]
US 20200098784A1 · Nagashima · 2020 [cited by examiner]
US 20200098787A1 · Kaneko · 2020 [cited by examiner]
US 20200110990A1 · Harada · 2020 [cited by examiner]
US 20200117986A1 · Burr · 2020 [cited by examiner]
US 20200118638A1 · Leobandung · 2020 [cited by examiner]
US 20200143248A1 · Liu · 2020 [cited by examiner]
US 20200160165A1 · Sarin · 2020 [cited by examiner]
US 20200227432A1 · Lai · 2020 [cited by examiner]
US 20200334015A1 · Shibata · 2020 [cited by examiner]
US 20200343252A1 · Lai · 2020 [cited by examiner]
US 20200349093A1 · Malladi · 2020 [cited by examiner]
US 20200365611A1 · Hung · 2020 [cited by examiner]
US 20200381450A1 · Lue · 2020 [cited by examiner]
US 20200395309A1 · Cheah · 2020 [cited by examiner]
US 20200402997A1 · Ahn · 2020 [cited by examiner]
US 20210125040A1 · Cassidy · 2021 [cited by examiner]
US 20210125042A1 · Han · 2021 [cited by examiner]
US 20210157737A1 · Gu · 2021 [cited by examiner]
US 20210168230A1 · Baker · 2021 [cited by examiner]
US 20210209468A1 · Matsumoto · 2021 [cited by examiner]
US 20210240945A1 · Strachan · 2021 [cited by examiner]
US 20220231687A1 · Dabral · 2022 [cited by examiner]
US 20220284657A1 · Müller · 2022 [cited by examiner]
US 20220358354A1 · Hoang · 2022 [cited by examiner]
US 20230059491A1 · Dokania · 2023 [cited by examiner]
US 20230101654A1 · Nava Rodriguez · 2023 [cited by examiner]
US 20230153587A1 · Vogelsang · 2023 [cited by examiner]
US 20240064044A1 · Liu · 2024 [cited by examiner]
US 20240281142A1 · Lung · 2024 [cited by examiner]
US 20240281636A1 · Kuo · 2024 [cited by examiner]
US 20240311006A1 · Mathuriya · 2024 [cited by examiner]
CN 101432821A · 2009 [cited by applicant]
CN 1998012B · 2010 [cited by applicant]
CN 103778468A · 2014 [cited by applicant]
CN 105718994A · 2016 [cited by applicant]
CN 105789139A · 2016 [cited by applicant]
CN 106530210A · 2017 [cited by applicant]
CN 106815515A · 2017 [cited by applicant]
CN 107368892A · 2017 [cited by applicant]
CN 107533459A · 2018 [cited by applicant]
CN 107767905A · 2018 [cited by applicant]
CN 108268946A · 2018 [cited by applicant]
CN 110598752A · 2019 [cited by applicant]
EP 2048709A2 · 2009 [cited by applicant]
IN 107077879A · 2017 [cited by applicant]
JP H0451382A · 1992 [cited by applicant]
JP 2006127623A · 2006 [cited by applicant]
JP 2009080892A · 2009 [cited by applicant]
TW 201108230A · 2011 [cited by applicant]
TW 201523838A · 2015 [cited by applicant]
TW 201618284A · 2016 [cited by applicant]
TW 201639206A · 2016 [cited by applicant]
TW 201715525A · 2017 [cited by applicant]
TW 201732824A · 2017 [cited by applicant]
TW 201741943A · 2017 [cited by applicant]
TW 201802800A · 2018 [cited by applicant]
TW 201807807A · 2018 [cited by applicant]
TW 201822203A · 2018 [cited by applicant]
TW 201921297A · 2019 [cited by applicant]
TW 201939717A · 2019 [cited by applicant]
TW 202004573A · 2020 [cited by applicant]
TW 202011285A · 2020 [cited by applicant]
TW 202040505A · 2020 [cited by applicant]
TW 202046179A · 2020 [cited by applicant]
TW 202103307A · 2021 [cited by applicant]
TW 202122994A · 2021 [cited by applicant]
TW 202129509A · 2021 [cited by applicant]
TW 202219590A · 2022 [cited by applicant]
WO 2012009179A1 · 2012 [cited by applicant]
WO 2012015450A1 · 2012 [cited by applicant]
WO 2016060617A1 · 2016 [cited by applicant]
WO 2016084336A1 · 2016 [cited by applicant]
WO 2017091338A1 · 2017 [cited by applicant]
WO 2018201060A1 · 2018 [cited by applicant]
Whang, SungJin et al. “Novel 3-dimensional Dual Control-gate with Surrounding Floating-gate (DC-SF) NAND flash cell for 1Tb file storage application,” 2010 IEEE Int'l Electron Devices Meeting (IEDM), Dec. 6-8, 2010, 4 p… [cited by applicant]
Y.X. Liu et al., “Comparative Study of Tri-Gate and Double-Gate-Type Poly-Si Fin-Channel Spli-Gate Flash Memories,” 2012 IEEE Silicon Nanoelectronics Workshop (SNW), Honolulu, HI, Jun. 10-11, 2012, pp. 1-2. [cited by applicant]
Anonymous, “Data In The Computer”, May 11, 2015, pp. 1-8, https://web.archive.org/web/20150511143158/ https:// homepage.cs.uri .edu/faculty/wolfe/book/Readings/Reading02.htm (Year. 2015)—See Office Action dated Aug. 17,… [cited by applicant]
Aritome, et al., “Reliability issues of flash memory cells,” Proc. of the IEEE, vol. 81, No. 5, May 1993, pp. 776-788. [cited by applicant]
Beasley, “Manufacturing Defects,” may be found at https://slideplayer.com/slide/11407304, downloaded May 20, 2020, 61 pages. [cited by applicant]
Chen et al., “A Highly Pitch Scalable 3D Vertical Gate (VG) NAND Flash Decoded by a Novel Self-Aligned Independently Controlled Double Gate (IDG) StringSelect Transistor (SSL),” 2012 Symp. on VLSI Technology (VLSIT), Ju… [cited by applicant]
Chen et al., “Eyeriss: An Energy-Efficient reconfigurable accelerator for deep convolutional neural networks,” IEEE Sscc, Jan. 31-Feb. 4, 2016, 3 pages. [cited by applicant]
Choi et al., “Performance Breakthrough in NOR Flash Memory with Dopant-Segregated Schottky-Barrier (DSSB) SONOS Device”, 2009 Symposium onVLSI Technology Digest of Technical Papers, Jun. 16-18, 2009, pp. 1-2. [cited by applicant]
Entegris FAQ Series, “Contamination Control in Ultrapure Chemicals and Water: Fundamentals of Contamination Control,” may be found at https://www.entegris.com/en/home/resources/technical-information/faq/contamination-co… [cited by applicant]
Fukuzumi et al. “Optimal Integration and Characteristics of Vertical Array Devices for Ultra-High Density, Bit-Cost Scalable Flash Memory,” IEEE Dec. 2007, pp. 449-452. [cited by applicant]
Gonugondla et al., “Energy-Efficient Deep In-memory Architecture for NAND Flash Memories,” IEEE International Symposium on Circuits and Systems (ISCAS), May 27-30, 2018, 5 pages. [cited by applicant]
Guo et al., “Fast, energy-efficient, robust, and reproducible mixed-signal neuromorphic classifier based on embedded NOR flash memory technology,” IEEE Int'l Electron Devices Mtg., San Francisco, CA, Dec. 2-6, 2017, 4 p… [cited by applicant]
Hsu et al., “Study of Sub-30nm Thin Film Transistor (TFT) Charge-Trapping (CT) Devices for 3D NAND Flash Application”, IEDM 2009 IEEE International, Dec. 7-9, 2009, p. 1-4. [cited by applicant]
Hubert et al., “A Stacked SONOS Technology, Up to 4 Levels and 6nm Crystalline Nanowires, With Gate-All-Around on Independent Gates (Flash), Suitable for Full 3D Integration,” IEEE 2009, Dec. 7-9, 2009, pp. 27.6.1-27.6.… [cited by applicant]
Hung et al., “A highly scalable vertical gate (VG) 3D NAND Flash with robust program disturb immunity using a novel PN diode decoding structure,” 2011 Symp. on VLSI Technology (VLSIT), Jun. 14-16, 2011, pp. 68-69. [cited by applicant]
IMEC Magazine, Mar. 2018, 35 pages. [cited by applicant]
Jang et al., “Vertical Cell Array Using TCAT (Terabit Cell Array Transistor) Technology for Ultra High Density NAND Flash Memory,” 2009 Symposium on VLSI Technology Digest of Technical Papers, Jun. 16-18, 2009, pp. 192-… [cited by applicant]
Johnson et al., “512-Mb PROM With a Three-Dimensional Array of Diode/Antifuse Memory Cells,” IEEE Journal of Solid-State Circuits, vol. 38, No. 11, Nov. 2003, pp. 1920-1928. [cited by applicant]
Jung et al., “Three Dimensionally Stacked NAND Flash Memory Technology Using Stacking Single Crystal Si Layers on ILD and TANOS Structure for Beyond 30nm Node,” International Electron Devices Meeting, 2006. IEDM '06, De… [cited by applicant]
Katsumata et al., “Pipe-shaped BiCS flash memory with 16 stacked layers and multi-level-cell operation for ultra high density storage devices,” 2009 Symp. on VLSI Technology, Jun. 16-18, 2009, 2 pages. [cited by applicant]
Kim et al. “Novel Vertical-Stacked-Array-Transistor (VSAT) for Ultra-High-Density and Cost-Effective NAND Flash Memory Devices and SSD (Solid State Drive)”, Jun. 2009 Symposium on VLSI Technolgy Digest of Technical Pape… [cited by applicant]
Kim et al., “Multi-Layered Vertical Gate NAND Flash Overcoming Stacking Limit for Terabit Density Storage,” 2009 Symposium on VLSI Technology Digest of Technical Papers, Jun. 16-18, 2009, pp. 188-189. [cited by applicant]
Kim et al., “Novel 3-D Structure for Ultra High Density Flash Memory with VRAT (Vertical-Recess-Array-Transistor) and PIPE (Planarized Integration on the same PlanE),” IEEE 2008 Symposium on VLSI Technology Digest of Te… [cited by applicant]
Kim et al., “Three-Dimensional NAND Flash Architecture Design Based on Single-Crystalline STacked ARray,” IEEE Transactions on Electron Devices, vol. 59, No. 1, pp. 35-45, Jan. 2012. [cited by applicant]
Kim, “Abrasive for Chemical Mechanical Polishing. Abrasive Technology: Characteristics and Applications,” Book Abrasive Technology: Characteristics and Applications, Mar. 2018, 20 pages. [cited by applicant]
Lai et al. “Highly Reliable MA BE-SONOS (Metal-Al203 Bandgap Engineered SONOS) Using a SiO2 Buffer Layer,” VLSI Technology, Systems and Applications 2008, VLSI-TSA International Symposium on Apr. 21-23, 2008, pp. 58-59,… [cited by applicant]
Lai et al., “A Multi-Layer Stackable Thin-Film Transistor (TFT) NAND-Type Flash Memory,” Electron Devices Meeting, 2006, IEDM '06 International, Dec. 11-13, 2006, pp. 1-4. [cited by applicant]
Liu et al., “Parallelizing SRAM Arrays with Customized Bit-Cell for Binary Neural Networks,” 55th ACM/ESDA/IEEE Design Automation Conference (DAC), Sep. 20, 2018, 4 pages. [cited by applicant]
Lue et al., “A Highly Scalable 8-Layer 3D Vertical-Gate (VG) TFT NAND Flash Using Junction-Free Buried Channel BE-SONOS Device”, 2010 Symposium on VLSI Technology Digest of Technical Papers, pp. 131-132, Jun. 15-17, 201… [cited by applicant]
Lue et al., “A Novel 3D AND-type NVM Architecture Capable of High-density, Low-power In-Memory Sum-of-Product Computation for Artificial Intelligence Application,” IEEE VLSI, Jun. 18-22, 2018, 2 pages. [cited by applicant]
Lue et al., “A Novel Buried-Channel FinFET BE-SONOS NAND Flash with Improved Memory Window and Cycling Endurance”, 2009 Symposium on VLSI Technology Digest of Technical Papers, p. 224-225. cited by applicant. [cited by applicant]
Meena, et al., “Overview of emerging nonvolatile memory technologies,” Nanoscale Reearch Letters 9:526, Oct. 2, 2014, 34 pages. [cited by applicant]
Merrikh-Bayat et al., “High-Performance Mixed-Signal Neurocomputing with Nanoscale Flowting-Gate Memory Cell Arrays,” in IEEE Transactions on Neural Netowrks and Learning Systems, vol. 29, No. 10, Oct. 2018, pp. 4782-47… [cited by applicant]
Minghao Qi, “ECE 695Q Lecture 10: Optical Lithography—Resolution Enhancement Techniques,” may be found at https://nanohub.org/resources/15325/watch?resid=24507, Spring 2016, 35 pages. [cited by applicant]
Nowak et al., “Intrinsic fluctuations in Vertical NAND flash memories,” 2012 Symposium on VLSI Technology, Digest of Technical Papers, pp. 21-22, Jun. 12-14, 2012. [cited by applicant]
Ohzone et al., “Ion-Implanted Thin Polycrystalline-Silicon High-Value Resistors for High-Density Poly-Load Static RAM Applications,” IEEE Trans. on Electron Devices, vol. ED-32, No. 9, Sep. 1985, 8 pages. [cited by applicant]
Paul et al., “Impact of a Process Variation on Nanowire and Nanotube Device Performance”, IEEE Transactions on Electron Devices, vol. 54, No. 9, Sep. 2007, p. 2369-2376. [cited by applicant]
Rincon-Mora, et al., “Bandgaps in the crosshairs: What's the trim target?” IEEE, The Georgia Tech Analog & Power IC abroator, Oct. 18, 2006, 5 pages. [cited by applicant]
Rod Nussbaumer, “How is data transmitted through wires in the computer?”, Aug. 27, 2015, pp. 1-3, https://www.quora.com/ How-is-data-transmitted-through-wires-in-the-computer (Year: 2015)—See Office Action dated Aug. 17… [cited by applicant]
Sakai et al., “A Buried Giga-Ohm Resistor (BGR) Load Static RAM Cell,” IEEE Symp. on VLSI Technology, Digest of Papers, Sep. 10-12, 1984, 2 pages. [cited by applicant]
Schuller et al., “Neuromorphic Computing: From Materials to Systems Architecture,” US Dept. of Energy, Oct. 29-30, 2015, Gaithersburg, MD, 40 pages. [cited by applicant]
Scott Thornton, “What is DRAm (Dynamic Random Access Memory) vs SRAM?”, Jun. 22, 2017, pp. 1-11, https:// www .microcontrollertips.com/dram-vs-sram/ (Year: 2017)—See Office Action dated Aug. 17, 2020 in U.S. Appl. No. 1… [cited by applicant]
Seo et al., “A Novel 3-D Vertical FG NAND Flash Memory Cell Arrays Using the Separated Sidewall Control Gate (S-SCG) for Highly Reliable MLC Operation,” 2011 3rd IEEE International Memory Workshop (IMW), May 22-25, 2011… [cited by applicant]
Soudry, et al. “Hebbian learning rules with memristors,” Center for Communication and Information Technologies CCIT Report #840, Sep. 1, 2013, 16 pages. [cited by applicant]
Tanaka et al., “Bit Cost Scalable Technology with Punch and Plug Process for Ultra High Density Flash Memory,” VLSI Technology, 2007 IEEE Symposium on Jun. 12-14, 2007, pp. 14-15. [cited by applicant]
The Nikon eReview, “KLA-Tencor Research Scientist Emphasizes Stochastic Challenges at LithoVision 2018,” may be found at https://nikonereview.com/2018/kla-tencor-research-scientist-emphasizes-stochastic-challenges-at-li… [cited by applicant]
Wang et al., “Three-Dimensional NAND Flash for Vector-Matrix Multiplication,” IEEE Trans. on Very Large Scale Integration Systems (VLSI), vol. 27, No. 4, Apr. 2019, 4 pages. [cited by applicant]
Wang, Michael, “Technology Trends on 3D-NAND Flash Storage”, Impact 2011, Taipei, dated Oct. 20, 2011, found at www.impact.org.tw/2011/Files/NewsFile/201111110190.pdf. [cited by applicant]
Webopedia, “DRAM—dynamic random access memory”, Jan. 21, 2017, pp. 1-3, https://web.archive.org/web/20170121124008/https://www.webopedia.com/TERM/D/DRAM.html (Year: 2017)—See Office Action dated Aug. 17, 2020 in U.S. Ap… [cited by applicant]
Webopedia, “SoC”, Oct. 5, 2011, pp. 1-2, https://web.archive.org/web/20111005173630/https://www.webopedia.com/ TERM/S/SoC.html (Year: 2011)—See Office Action dated Aug. 17, 2020 in U.S. Appl. No. 16/279,494 for relevanc… [cited by applicant]
Webopedia, “volatile memory”, Oct. 9, 2017, pp. 1-4, https://web.archive.org/web/20171009201852/https://www.webopedia.com/TERMN/volatile_memory.html (Year: 2017)—See Office Action dated Aug. 17, 2020 in U.S. Appl. No. 1… [cited by applicant]
Park, et al., “FPGA based implementation of deep neural networks using on-chip memory only.” In 2016 IEEE International conference on acoustics, speech and signal processing (ICASSP), Mar. 2016, pp. 1011-1015. [cited by applicant]
Goplen et al., “Placement of 3D ICs with Thermal and Interlayer Via Considerations,” 2007 44th ACM/IEEE Design Automation Conference, Jun. 4-8, 2007, pp. 626-631. [cited by applicant]
Tanaka et al., “Through-Silicon via Interconnection for 3D Integration Using Room-Temperature Bonding,” in IEEE Transactions on Advanced Packaging, vol. 32, No. 4, Nov. 2009, pp. 746-753. [cited by applicant]
Temiz, et al., “Post-CMOS Processing and 3-D Integration Based on Dry-Film Lithography,” in IEEE Transactions on Components, Packaging and Manufacturing Technology, vol. 3, No. 9, Sep. 2013, pp. 1458-1466. [cited by applicant]
Li, et al., “On-chip memory technology design space explorations for mobile deep neural network accelerators,” Proceedings of the 56th Annual Design Automation Conference, Jun. 2, 2029, pp. 1-6. [cited by applicant]