IP Library Granted Patent US 10,707,087
Granted Patent B2
US 10,707,087 · App. 15/846,731 · Granted Jul 7, 2020

Processing stacked substrates

Inventors: Cyprian Emeka Uzoh (San Jose, CA); Guilian Gao (San Jose, CA)
Assignee: Invensas Bonding Technologies, Inc.
H01L21/31111H01L21/02057H01L21/31133H01L21/6835H01L21/6836H01L21/78H01L2221/6834H01L2221/68327H01L2221/68381
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,707,087
App. No.
15/846,731
Granted
Jul 7, 2020
Kind
B2
Abstract

Representative implementations provide techniques for processing integrated circuit (IC) dies and related devices, in preparation for stacking and bonding the devices. The disclosed techniques provide removal of processing residue from the device surfaces while protecting the underlying layers. One or more sacrificial layers may be applied to a surface of the device during processing to protect the underlying layers. Processing residue is attached to the sacrificial layers instead of the device, and can be removed with the sacrificial layers.

Claims (55)

1. A method of forming a microelectronic assembly, comprising:

providing a substrate having an exposed conductive wiring layer level with or below a bonding surface of the substrate;

coating the conductive wiring layer with one or more protective sacrificial layers;

bonding a handle substrate to the one or more protective sacrificial layers using a temporary bonding layer;

processing the substrate while the handle substrate is bonded to the substrate;

removing the handle substrate;

removing the temporary bonding layer;

exposing the substrate, the one or more protective sacrificial layers, and a residue of the temporary bonding layer to a wet etchant for a preselected duration of time, the wet etchant decomposing at least one protective sacrificial layer, wherein the wet etchant comprises a complexing agent adapted to suppress dissolution of the conductive wiring layer; and

washing said at least one protective sacrificial layer and the residue of the processing from the conductive wiring layer.

2. The method of claim 1 , further comprising exposing the substrate, the one or more protective sacrificial layers, and the residue to an oxygen plasma radiation for a preselected duration to modify the moisture absorption characteristics of the one or more protective sacrificial layers, prior to exposing the substrate, the one or more protective sacrificial layers, and the residue to the wet etchant.

3. The method of claim 1 , further comprising coating a surface of the substrate opposite the conductive wiring layer with an organic or inorganic protective layer.

4. The method of claim 1 , wherein the processing includes removing a portion of the substrate from a surface of the substrate opposite the conductive wiring layer while the handle substrate is bonded to the substrate.

5. The method of claim 1 , wherein one or more of the protective sacrificial layers comprises an inorganic silicon dioxide (SiO2), boron doped silicon dioxide (B—SiO2), or phosphorus doped silicon dioxide (P—SiO2) material.

6. The method of claim 1 , wherein the one or more protective sacrificial layers comprises an organic protective layer over the conductive wiring layer and an inorganic protective layer over the organic protective layer, the organic protective layer adapted to protect the conductive wiring layer from degradation due to removal of the inorganic protective layer and the residue.

7. The method of claim 1 , wherein the wet etchant comprises a buffered oxide etchant (BHF) or hydrofluoric acid (HF).

8. The method of claim 1 , wherein the one or more of the protective sacrificial layers is applied using spin coating, plasma physical vapor deposition (PVD), or using an electrophoretic process.

9. The method of claim 1 , wherein the substrate is singulated before removal of the sacrificial protective layer.

10. The method of claim 1 , wherein the substrate is singulated after removal of the sacrificial protective layer.

11. The method of claim 1 , wherein the conductive wiring layer is not degraded, roughened, or corroded by exposure to the wet etchant.

12. A method of forming a microelectronic assembly, comprising:

providing a substrate having an exposed wiring layer level with or below a bonding surface of the substrate;

coating the wiring layer with one or more protective sacrificial layers;

processing the substrate;

exposing the substrate, the one or more protective sacrificial layers, and a residue of the processing to a wet etchant for a preselected duration of time, the wet etchant decomposing at least one protective sacrificial layer;

washing said at least one protective sacrificial layer and the residue of the processing from the wiring layer, wherein the wet etchant comprises a complexing agent adapted to suppress dissolution of the conductive wiring layer; and

stacking the substrate on another substrate through a direct bonding of the wiring layer of the substrate and a surface of the other substrate.

13. The method of claim 12 , wherein processing the substrate further comprises:

bonding a temporary substrate to the one or more protective sacrificial layers using a temporary bonding layer;

processing the substrate while the temporary substrate is bonded to the one or more protective sacrificial layers; and

removing the temporary substrate and the temporary bonding layer.

14. The method of claim 12 , further comprising removing a residue of the processing by removing the one or more protective sacrificial layers.

15. The method of claim 12 , further comprising removing a residue of the processing without degrading, roughening, or corroding the wiring layer with the wet etchant.

16. The method of claim 12 , further comprising removing a residue of the processing without exposing the wiring layer to the wet etchant.

17. The method of claim 12 , further comprising singulating the substrate prior to removing one or more of the protective sacrificial layers.

18. A method of forming a microelectronic assembly, comprising:

providing a substrate having an exposed conductive wiring layer level with or below a bonding surface of the substrate;

coating the conductive wiring layer with one or more protective sacrificial layers;

bonding a handle substrate to the one or more protective sacrificial layers using a temporary bonding layer;

processing the substrate while the handle substrate is bonded to the substrate;

removing the handle substrate;

removing the temporary bonding layer;

exposing the substrate, the one or more protective sacrificial layers, and a residue of the temporary bonding layer to an oxygen plasma radiation for a preselected duration to modify the moisture absorption characteristics of at least one of the one or more protective sacrificial layers;

exposing the substrate, the one or more protective sacrificial layers, and the residue of the temporary bonding layer to a wet etchant for a preselected duration of time, the wet etchant decomposing at least one protective sacrificial layer, wherein the one or more protective sacrificial layers comprises an organic protective layer over the conductive wiring layer and an inorganic protective layer over the organic protective layer, the organic protective layer adapted to protect the conductive wiring layer from degradation due to removal of the inorganic protective layer and the residue; and

washing said at least one protective sacrificial layer and the residue of the temporary bonding layer from the conductive wiring layer.

19. The method of claim 18 , further comprising selectively removing the protective sacrificial layer while protecting an underlying layer below.

20. A method of forming a microelectronic assembly, comprising:

providing a substrate having an exposed conductive wiring layer level with or below a bonding surface of the substrate;

coating the conductive wiring layer with one or more protective sacrificial layers;

processing the substrate;

exposing the substrate, the one or more protective sacrificial layers, and a residue of the processing to a wet etchant for a preselected duration of time, the wet etchant decomposing at least one protective sacrificial layer, wherein the wet etchant comprises a complexing agent adapted to suppress dissolution of the conductive wiring layer.

21. A method of forming a microelectronic assembly, comprising:

providing a substrate having an exposed conductive wiring layer level with or below a bonding surface of the substrate;

coating the conductive wiring layer with an organic sacrificial protective layer over the conductive wiring layer and an inorganic sacrificial protective layer over the organic sacrificial protective layer, the organic sacrificial protective layer adapted to protect the conductive wiring layer from degradation due to removal of the inorganic sacrificial protective layer;

processing the substrate;

exposing the substrate, the inorganic sacrificial protective layer, and a residue of the processing to a wet etchant for a preselected duration of time, the wet etchant decomposing at least the inorganic sacrificial protective layer without degrading, roughening, or corroding the conductive wiring layer.

Assignments (3)
CHANGE OF NAME Recorded Nov 19, 2025
From: INVENSAS BONDING TECHNOLOGIES, INC.
To: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.
Reel/Frame 073635/0465 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Dec 19, 2017
From: UZOH, CYPRIAN EMEKA; GAO, GUILIAN
To: INVENSAS BONDING TECHNOLOGIES, INC.
Reel/Frame 044433/0823 →
Continuity (2)
Provisional Application 62439771 · Dec 28, 2016
Related Publication 20180182639A1 · Jun 28, 2018
Cited By (79)
US 12,191,267 US 12,198,981 US 12,199,069 US 12,199,082 US 12,205,926 US 12,211,809 US 12,218,059 US 12,218,107 US 12,243,851 US 12,248,869 US 12,255,176 US 12,266,640 US 12,266,650 US 12,270,970 US 12,271,032 US 12,272,677 US 12,272,730 US 12,278,215 US 12,288,771 US 12,300,634 US 12,300,661 US 12,300,662 US 12,308,332 US 12,322,650 US 12,322,667 US 12,322,718 US 12,341,018 US 12,341,025 US 12,341,083 US 12,341,125 US 12,347,820 US 12,374,556 US 12,374,641 US 12,374,656 US 12,381,119 US 12,381,128 US 12,381,168 US 12,381,173 US 12,401,011 US 12,406,959 US 12,406,975 US 12,417,950 US 12,424,584 US 12,431,449 US 12,431,460 US 12,438,122 US 12,451,439 US 12,451,445 US 12,456,662 US 12,482,776 US 12,506,114 US 12,512,425 US 12,525,572 US 12,543,568 US 12,543,577 US 12,545,010 US 12,550,799 US 12,557,615 US 12,563,749 US 12,564,084 US 12,564,086 US 12,564,106 US 12,581,994 US 12,591,005 US 12,598,962 US 12,604,771 US 12,616,050 US 12,622,307 US 12,640,483 US 12,642,110 US 12,667,031 US 12,690,488 US 12,696,816 US 12,702,064 US 12,707,941 US 12,707,964 US 12,713,942 US 12,713,943 US 12,713,983