IP Library › Granted Patent US 10,134,757
Granted Patent B2
US 10,134,757 · App. 15/640,239 · Granted Nov 20, 2018

Method of processing a substrate and a device manufactured by using the method

Inventors: Seung Ju Chun (Chungcheongnam-do, KR); Yong Min Yoo (Seoul, KR); Jong Wan Choi (Gyeonggi-do, KR); Young Jae Kim (Chungcheongnam-do, KR); Sun Ja Kim (Chungcheongnam-do, KR); Wan Gyu Lim (Gyeonggi-do, KR); Yoon Ki Min (Dongjak-gu, KR); Hae Jin Lee (Chungcheongnam-do, KR); Tae Hee Yoo (Chungcheongnam-do, KR)
Assignee: ASM IP Holding B.V.
H01L27/11582H01L21/31111H01L21/31144H01L21/76829H01L21/76877H01L21/76883H01L21/76885H01L21/76892H01L23/528H01L23/5226H01L23/5329H01L27/115H01L27/1157H01L27/11556
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,134,757
App. No.
15/640,239
Granted
Nov 20, 2018
Kind
B2
Abstract

A method of processing a substrate by omitting a photolithographic process is disclosed. The method includes forming at least one layer on a stepped structure having an upper surface, a lower surface, and a side surface that connects the upper surface to the lower surface, selectively densifying portions of the at least one layer respectively on the upper surface and the lower surface via asymmetric plasma application, and performing an isotropic etching process on the at least one layer. During the isotropic etching process, the portion of the at least one layer formed on the upper surface is separated from the portion of the at least one layer formed on the lower surface.

Claims (56)

1. A method of processing a substrate, the method comprising:

stacking a stacked structure including a silicon oxide layer and a first silicon nitride layer a plurality of number of times;

forming a second silicon nitride layer on the first silicon nitride layer;

forming a third silicon nitride layer on the second silicon nitride layer;

densifying the third silicon nitride layer;

wet-etching at least a portion of a sacrificial word line structure including the first silicon nitride layer, the second silicon nitride layer, and the third silicon nitride layer;

forming an interlayer insulation layer on the sacrificial word line structure;

removing the sacrificial word line structure; and

forming a conductive word line structure corresponding to a space from which the sacrificial word line structure has been removed.

2. The method of claim 1 , wherein, in the wet-etching of at least a portion of the sacrificial word line structure, an etch rate of the third silicon nitride layer is less than an etch rate of the second silicon nitride layer.

3. The method of claim 1 , further comprising:

etching the stacked structure before forming a second silicon nitride layer on the first silicon nitride layer to form a stepped structure having an upper surface, a lower surface, and a side surface that connects the upper surface to the lower surface.

4. The method of claim 3 , wherein, in the wet-etching of at least a portion of the sacrificial word line structure, an etch rate of a portion of the third silicon nitride layer on the side surface is greater than an etch rate of portions of the third silicon nitride layer on the upper and lower surfaces.

5. The method of claim 3 , wherein the wet-etching of at least a portion of the sacrificial word line structure comprises:

exposing a portion of the second silicon nitride layer formed on the side surface by removing a portion of the third silicon nitride layer formed on the side surface; and

exposing a portion of the silicon oxide layer formed on the side surface by removing the second silicon nitride layer.

6. The method of claim 5 , wherein the exposing of the portion of the second silicon nitride layer and the exposing of the portion of the silicon oxide layer are performed via a single etch process.

7. The method of claim 5 , wherein the exposing of the portion of the second silicon nitride layer and the exposing of the portion of the silicon oxide layer are performed without performing a photolithographic process.

8. The method of claim 1 , wherein a hydrogen-containing nitrogen gas is used in the forming of the second silicon nitride layer.

9. The method of claim 1 , wherein, a hydrogen-free nitrogen gas is used in the forming of the third silicon nitride layer.

10. The method of claim 1 , wherein a flow rate of a hydrogen-containing nitrogen gas used in the forming of the third silicon nitride layer is less than a flow rate of a hydrogen-containing nitrogen gas used in the forming of the second silicon nitride layer.

11. The method of claim 1 , wherein a hydrogen content of the third silicon nitride layer is less than a hydrogen content of the second silicon nitride layer.

12. The method of claim 1 , wherein the densifying is performed via an asymmetric plasma process.

13. The method of claim 12 , wherein, a gas including at least one of argon (Ar) and nitrogen is used during the asymmetric plasma process.

14. The method of claim 1 , wherein a nitrogen content of the third silicon nitride layer is greater than a nitrogen content of the second silicon nitride layer.

15. The method of claim 1 , wherein the conductive word line structure comprises:

a first conductive layer extending toward a channel;

a second conductive layer on the first conductive layer; and

a third conductive layer on the second conductive layer; and

the second conductive layer and the third conductive layer have different sidewall profiles.

16. The method of claim 15 , wherein

the first conductive layer comprises a groove, and

the groove is formed adjacent to the second conductive layer.

17. The method of claim 15 , wherein, with respect to one side surface of the second conductive layer and the third conductive layer, one end of the third conductive layer protrudes from a side surface of the second conductive layer.

18. The method of claim 17 , wherein, with respect to another side surface of the second conductive layer and the third conductive layer, one end of the second conductive layer protrudes from a side surface of the third conductive layer or vice versa.

19. A method of processing a substrate, the method comprising:

stacking a stacked structure including an insulation layer and a first sacrificial layer a plurality of number of times;

etching the stacked structure to form a stepped structure on the stacked structure;

forming a second sacrificial layer on the first sacrificial layer;

forming a third sacrificial layer on the second sacrificial layer;

densifying the third sacrificial layer;

etching at least a portion of a sacrificial word line structure including the first sacrificial layer, the second sacrificial layer, and the third sacrificial layer;

forming an interlayer insulation layer on the sacrificial word line structure;

removing the sacrificial word line structure; and

forming a conductive word line structure corresponding to the sacrificial word line structure.

20. A method of processing a substrate, the method comprising:

forming a first silicon nitride layer on a stepped structure having an upper surface, a lower surface, and a side surface that connects the upper surface to the lower surface;

forming a second silicon nitride layer on the first silicon nitride layer;

selectively densifying the second silicon nitride layer; and

performing a wet etching process on the first silicon nitride layer and the second silicon nitride layer,

wherein, during the wet etching process, an etch rate of a portion of a nitride layer on the side surface is greater than an etch rate of portions of a nitride layer on the upper and lower surfaces.

21. A method of processing a substrate, the method comprising:

forming at least one layer on a stepped structure having an upper surface, a lower surface, and a side surface that connects the upper surface to the lower surface;

selectively densifying, via asymmetric plasma application, portions of the at least one layer respectively on the upper surface and the lower surface except for the side surface; and

performing an isotropic etching process on the at least one layer,

wherein, during the isotropic etching process, the portion of the at least one layer formed on the upper surface is separated from the portion of the at least one layer formed on the lower surface.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jun 30, 2017
From: CHUN, SEUNG JU; YOO, YONG MIN; CHOI, JONG WAN; KIM, YOUNG JAE; KIM, SUN JA; LIM, WAN GYU; MIN, YOON KI; LEE, HAE JIN; YOO, TAE HEE
To: ASM IP HOLDING B.V.
Reel/Frame 042880/0112 →
Continuity (2)
Provisional Application 62418502 · Nov 7, 2016
Related Publication 20180130701A1 · May 10, 2018
Cited By (57)
US 1,060,598 US 1,099,184 US 12,195,852 US 12,195,855 US 12,209,308 US 12,211,742 US 12,217,946 US 12,217,954 US 12,218,000 US 12,218,269 US 12,221,357 US 12,230,497 US 12,230,531 US 12,240,760 US 12,241,158 US 12,243,742 US 12,243,747 US 12,243,757 US 12,247,286 US 12,252,785 US 12,255,053 US 12,266,524 US 12,266,695 US 12,272,527 US 12,272,546 US 12,276,023 US 12,278,129 US 12,288,710 US 12,322,591 US 12,363,960 US 12,378,665 US 12,406,846 US 12,410,515 US 12,410,522 US 12,428,726 US 12,431,334 US 12,431,354 US 12,442,082 US 12,444,599 US 12,448,682 US 12,454,755 US 12,469,693 US 12,494,361 US 12,516,413 US 12,518,970 US 12,525,449 US 12,532,674 US 12,550,644 US 12,564,871 US 12,598,928 US 12,601,062 US 12,622,218 US 12,628,603 US 12,630,919 US 12,672,357 US 12,685,061 US 12,745,611