IP Library Granted Patent US 12,538,495
Granted Patent B2
US 12,538,495 · App. 18/023,618 · Granted Jan 27, 2026

Semiconductor device, capacitor, and manufacturing method thereof

Inventors: Shunpei Yamazaki (Tokyo, JP); Yasuhiro Jinbo (Kanagawa, JP); Hitoshi Kunitake (Kanagawa, JP); Haruyuki Baba (Kanagawa, JP); Yuki Ito (Aichi, JP); Fumito Isaka (Kanagawa, JP); Kazuki Tanemura (Kanagawa, JP); Yasumasa Yamane (Kanagawa, JP); Tatsuya Onuki (Atsugi, JP)
Assignee: Semiconductor Energy Laboratory Co., Ltd.
H10B53/30
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 12,538,495
App. No.
18/023,618
Granted
Jan 27, 2026
Kind
B2
Abstract

A semiconductor device that can be miniaturized or highly integrated is provided. A first conductor is formed over a substrate, a ferroelectric layer is formed over the first conductor, a second conductor is formed over the ferroelectric layer while substrate heating is performed, the ferroelectric layer includes hafnium oxide and zirconium oxide, and heat treatment at 500° C. or higher is not performed after the formation of the second conductor.

Claims (76)

1 . A method for manufacturing a capacitor, comprising:

forming a first conductor over a substrate;

forming an insulating film over the first conductor;

forming a conductive film over the insulating film while substrate heating is performed; and

processing the conductive film and the insulating film by a lithography method to form a second conductor and an insulator,

wherein the insulator comprises hafnium oxide and zirconium oxide, and

wherein the insulator comprises ferroelectricity.

2 . The method for manufacturing a capacitor, according to claim 1 ,

wherein the insulating film is deposited by a thermal atomic layer deposition method, and

wherein a heat treatment at 500° C. or higher is not performed after the formation of the conductive film.

3 . The method for manufacturing a capacitor, according to claim 2 ,

wherein a precursor used in the deposition of the insulating film comprises no hydrocarbon.

4 . The method for manufacturing a capacitor, according to claim 1 ,

wherein the conductive film is deposited by a thermal atomic layer deposition method.

5 . The method for manufacturing a capacitor, according to claim 4 ,

wherein a precursor used in the deposition of the conductive film comprises no hydrocarbon.

6 . The method for manufacturing a capacitor, according to claim 1 ,

wherein a temperature of the substrate heating is set to be higher than or equal to 350° C. and lower than or equal to 450° C.

7 . A semiconductor device, comprising:

a capacitor; and

a transistor electrically connected to the capacitor,

wherein the capacitor comprises a first conductor, a second conductor, and a ferroelectric layer,

wherein the ferroelectric layer is provided between the first conductor and the second conductor,

wherein each of the ferroelectric layer and the second conductor comprises an end portion outside the first conductor,

wherein the ferroelectric layer comprises hafnium oxide and zirconium oxide, and

wherein the transistor comprises an oxide semiconductor in a channel formation region.

8 . The semiconductor device, according to claim 7 ,

wherein a concentration of at least one of hydrogen and carbon contained in the ferroelectric layer is lower than or equal to 5×10 20 atoms/cm 3 .

9 . The semiconductor device, according to claim 7 ,

wherein a concentration of at least one of hydrogen and carbon contained in the ferroelectric layer is lower than or equal to 1×10 20 atoms/cm 3 .

10 . The semiconductor device, according to claim 7 ,

wherein the first conductor is electrically connected to one of a source and a drain of the transistor.

11 . The semiconductor device, according to claim 7 ,

wherein a thickness of the ferroelectric layer is less than or equal to 10 nm.

12 . The semiconductor device, according to claim 7 ,

wherein the capacitor is positioned above the transistor.

13 . The semiconductor device, according to claim 12 ,

wherein a first insulator is positioned below the capacitor,

wherein a second insulator is positioned to cover the capacitor,

wherein the first insulator is in contact with a bottom surface of the second insulator in a region not overlapping with the capacitor, and

wherein the first insulator and the second insulator each comprise silicon nitride.

14 . The semiconductor device, according to claim 12 ,

wherein a first insulator is positioned below the transistor,

wherein a second insulator is positioned to cover the capacitor,

wherein the first insulator is in contact with a bottom surface of the second insulator in a region not overlapping with the transistor or the capacitor, and

wherein the first insulator and the second insulator each comprise silicon nitride.

15 . The semiconductor device, according to claim 13 ,

wherein the second insulator comprises a first layer and a second layer over the first layer.

16 . The semiconductor device, according to claim 7 ,

wherein an interlayer insulating film is positioned above the transistor,

wherein the interlayer insulating film comprises an opening reaching any one of a source and a drain of the transistor,

wherein the first conductor is positioned in contact with a side surface and a bottom surface of the opening,

wherein the ferroelectric layer is positioned to cover the first conductor, and

wherein the second conductor is positioned over the ferroelectric layer.

17 . A semiconductor device, comprising:

a capacitor;

a transistor electrically connected to the capacitor;

a first conductor functioning as one of a source and a drain of the transistor;

a second conductor functioning as the other of the source and the drain of the transistor;

a third conductor functioning as a first gate of the transistor;

a fourth conductor functioning as a second gate of the transistor;

an oxide semiconductor layer provided between the third conductor and the fourth conductor;

a fifth conductor functioning as a first electrode of the capacitor;

a sixth conductor functioning as a second electrode of the capacitor; and

a ferroelectric layer provided between the fifth conductor and the sixth conductor,

wherein, in a top view, the fourth conductor is provided inside the third conductor,

wherein, in the top view, the sixth conductor overlaps with the second conductor and the oxide semiconductor layer,

wherein, in the top view, the sixth conductor extends beyond a first side, a second side, and a third side of the second conductor, and

wherein the ferroelectric layer comprises hafnium oxide and zirconium oxide.

18 . The semiconductor device, according to claim 17 ,

wherein the fifth conductor is embedded in the second conductor, and

wherein the ferroelectric layer is in contact with a top surface and a side surface of the fifth conductor and a bottom and a side surface of the sixth conductor.

19 . The semiconductor device, according to claim 17 ,

wherein the fifth conductor is embedded in the second conductor,

wherein the ferroelectric layer is in contact with a top surface and a side surface of the fifth conductor and a bottom and a side surface of the sixth conductor, and

wherein the fourth conductor is provided adjacent to the fifth conductor and the sixth conductor.

Assignments (1)
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Feb 27, 2023
From: YAMAZAKI, SHUNPEI; JINBO, YASUHIRO; KUNITAKE, HITOSHI; BABA, HARUYUKI; ITO, YUKI; YAMANE, YASUMASA; ONUKI, TATSUYA; ISAKA, FUMITO; TANEMURA, KAZUKI
To: SEMICONDUCTOR ENERGY LABORATORY CO., LTD.
Reel/Frame 062816/0637 →
Priority Claims (1)
JP 2020-149507 · Sep 6, 2020 · national
Continuity (1)
Related Publication 20230329002A1 · Oct 12, 2023
References Cited (50)
US 6072454A · Nakai et al. · 2000 [cited by applicant]
US 6780704B1 · Raaijmakers et al. · 2004 [cited by applicant]
US 6812510B2 · Horii et al. · 2004 [cited by applicant]
US 8737109B2 · Yamazaki et al. · 2014 [cited by applicant]
US 9024317B2 · Endo et al. · 2015 [cited by applicant]
US 9076505B2 · Atsumi et al. · 2015 [cited by applicant]
US 10553589B2 · Yamazaki et al. · 2020 [cited by applicant]
US 10923500B2 · Ino et al. · 2021 [cited by applicant]
US 11177792B2 · Koyama · 2021 [cited by applicant]
US 11462538B2 · Onuki et al. · 2022 [cited by applicant]
US 20020190294A1 · Iizuka et al. · 2002 [cited by applicant]
US 20030230773A1 · Horii · 2003 [cited by examiner]
US 20050094457A1 · Chen et al. · 2005 [cited by applicant]
US 20120146196A1 · Lee et al. · 2012 [cited by applicant]
US 20120248451A1 · Sone et al. · 2012 [cited by applicant]
US 20120276484A1 · Izumi et al. · 2012 [cited by applicant]
US 20150017813A1 · Akiyama et al. · 2015 [cited by applicant]
US 20150340372A1 · Pandey et al. · 2015 [cited by applicant]
US 20160190290A1 · Nomura et al. · 2016 [cited by applicant]
US 20160284859A1 · Asami · 2016 [cited by applicant]
US 20170040457A1 · Okazaki et al. · 2017 [cited by applicant]
US 20170133064A1 · Nagatsuka et al. · 2017 [cited by applicant]
US 20170148860A1 · Park et al. · 2017 [cited by applicant]
US 20180261798A1 · Choi et al. · 2018 [cited by applicant]
US 20180366174A1 · Liu · 2018 [cited by applicant]
US 20200091162A1 · Morris et al. · 2020 [cited by applicant]
US 20200161340A1 · Jintyou et al. · 2020 [cited by applicant]
US 20200203489A1 · Tochibayashi et al. · 2020 [cited by applicant]
US 20200212336A1 · Heo et al. · 2020 [cited by applicant]
US 20200243514A1 · Yamazaki et al. · 2020 [cited by applicant]
US 20210233769A1 · Yamazaki et al. · 2021 [cited by applicant]
US 20210265353A1 · Okamoto et al. · 2021 [cited by applicant]
US 20220157817A1 · Yamazaki et al. · 2022 [cited by applicant]
US 20220157986A1 · Yamazaki et al. · 2022 [cited by applicant]
US 20220223721A1 · Yamazaki et al. · 2022 [cited by applicant]
US 20230269949A1 · Yamazaki et al. · 2023 [cited by applicant]
US 20230363174A1 · Yamazaki et al. · 2023 [cited by applicant]
CN 109087674A · 2018 [cited by applicant]
CN 110910926A · 2020 [cited by applicant]
DE 102019121696 · 2020 [cited by applicant]
JP 2004022702A · 2004 [cited by applicant]
JP 2011151383A · 2011 [cited by applicant]
JP 2012257187A · 2012 [cited by applicant]
JP 2020123612A · 2020 [cited by applicant]
WO WO2019235092 · 2019 [cited by applicant]
WO WO2020008304 · 2020 [cited by applicant]
Zarubin.S et al., “Fully ALD-grown TiN/Hf0.5Zr0.5O2/TiN stacks: Ferroelectric and structural properties”, Appl. Phys. Lett. (Applied Physics Letters) , Nov. 8, 2016, vol. 109, No. 19, pp. 192903-1-192903-5. [cited by applicant]
Lederer.M et al., “Local crystallographic phase detection and texture mapping in ferroelectric Zr doped HfO2 films by transmission-EBSD”, Appl. Phys. Lett. (Applied Physics Letters) , Nov. 27, 2019, vol. 115, No. 22, pp… [cited by applicant]
International Search Report (Application No. PCT/IB2021/057736) Dated Nov. 9, 2021. [cited by applicant]
Written Opinion (Application No. PCT/IB2021/057736) Dated Nov. 9, 2021. [cited by applicant]