IP Library › Granted Patent US 10,269,756
Granted Patent B2
US 10,269,756 · App. 15/936,075 · Granted Apr 23, 2019

Die processing

Inventor: Cyprian Emeka Uzoh (San Jose, CA)
Assignee: Invensas Bonding Technologies, Inc.
H01L24/80H01L21/67051H01L21/67132H01L21/67253H01L21/6836H01L21/6838H01L21/78H01L25/50H01L21/67046H01L21/67144H01L2221/68322H01L2221/68336H01L2221/68363H01L2221/68381H01L2224/80011H01L2224/80012H01L2224/80019H01L2224/80031
View Patent ↗
Loading inventors, assignments & file history…
Monitor This Case
Get email alerts when status or documents change.
Order Certified Copies
Most orders are placed with the USPTO same day — all within 24 business hours.
Order via The Patent Place →
Pre-filled with this patent's details
Quick Facts
Patent No.
US 10,269,756
App. No.
15/936,075
Filed
Mar 26, 2018
Granted
Apr 23, 2019
Kind
B2
Examiner
HO, ANTHONY
Art Unit
2817
USPC
438/107
Abstract

Representative implementations provide techniques and systems for processing integrated circuit (IC) dies. Dies being prepared for intimate surface bonding (to other dies, to substrates, to another surface, etc.) may be processed with a minimum of handling, to prevent contamination of the surfaces or the edges of the dies. The techniques include processing dies while the dies are on a dicing sheet or other device processing film or surface. Systems include integrated cleaning components arranged to perform multiple cleaning processes simultaneously.

Claims (59)

1. A method of forming a microelectronic assembly, comprising:

providing a protective layer on one or both surfaces of a substrate;

fixing the substrate onto a carrier;

singulating the substrate into a quantity of dies fixed to the carrier;

processing at least a first surface of the dies while the dies are fixed to the carrier;

cutting the carrier around a perimeter of a first die, the cutting forming a portion of the carrier fixed to a second surface of the first die;

removing the first die from the quantity of dies while the portion of the carrier is fixed to the second surface of the first die; and

attaching the first die to a prepared surface of a substrate, the first surface of the first die being attached to the prepared surface of the substrate.

2. The method of claim 1 , further comprising:

cleaning at least the first surface of the dies while the dies are fixed to the carrier;

plasma activating the first surface of the dies while the dies are fixed to the carrier; and

re-cleaning at least the first surface of the dies while the dies are fixed to the carrier.

3. The method of claim 1 , further comprising thermally treating the first die and the substrate to bond the first surface of the first die to the prepared surface of the substrate.

4. The method of claim 1 , further comprising:

cleaning the second surface of the first die;

plasma activating the second surface of the first die;

cutting the carrier around a perimeter of a second die, the cutting forming another portion of the carrier fixed to a second surface of the second die;

removing the second die from the quantity of dies while the other portion of the carrier is fixed to the second surface of the second die;

attaching a first surface of the second die to the second surface of the first die to form a stacked die arrangement; and

thermally treating the stacked die arrangement.

5. The method of claim 1 , further comprising punching one or more additional dies from the carrier, attaching the one or more additional dies to the second die and to each subsequent die to form the stacked die arrangement.

6. The method of claim 1 , further comprising stretching the carrier to form gaps between the dies fixed to the carrier and perforating the carrier along the gaps.

7. The method of claim 6 , wherein the carrier is perforated with an optical laser tool.

8. The method of claim 6 , further comprising cleaning one or more edges of the dies while the dies are fixed to the carrier.

9. The method of claim 1 , further comprising plasma ashing the first surface of the dies while the dies are fixed to the carrier.

10. The method of claim 1 , further comprising removing the first die using a vacuum tool, wherein the vacuum tool is arranged to attach to the portion of the carrier fixed to the second surface of the first die, and to place the first die onto the prepared surface of the substrate without making direct contact with a surface or an edge of the first die.

11. The method of claim 1 , further comprising:

forming an opening in the carrier by cutting the carrier around the perimeter of the first die;

attaching a picking tool to the portion of the carrier, the portion of the carrier being fixed to the second surface of the first die; and

removing the first die from the quantity of dies by pulling the first die through the opening or pushing the first die via the opening with the picking tool.

12. The method of claim 1 , wherein the carrier comprises a dicing sheet.

13. A method of forming a microelectronic assembly, comprising:

depositing a protective coating onto one or both surfaces of a substrate;

fixing the substrate onto a dicing sheet;

singulating the substrate into a quantity of singulated elements fixed to the dicing sheet;

cleaning a first surface of the singulated elements while the singulated elements are fixed to the dicing sheet;

exposing the singulated elements to ultraviolet radiation;

stretching the dicing sheet to form or extend gaps between the singulated elements fixed to the dicing sheet;

cleaning the protective coating from the first surface of the singulated elements while the singulated elements are fixed to the dicing sheet;

plasma ashing the first surface of the singulated elements while the singulated elements are fixed to the dicing sheet;

re-cleaning the first surface of the singulated elements while the singulated elements are fixed to the dicing sheet;

plasma activating the first surface of the singulated elements while the singulated elements are fixed to the dicing sheet;

cleaning the first surface of the singulated elements again while the singulated elements are fixed to the dicing sheet;

forming perforations in the dicing sheet along the gaps;

punching a first singulated element from the dicing sheet along the perforations in the dicing sheet with a vacuum tool, a portion of the dicing sheet fixed to a second surface of the first singulated element and protecting the second surface of the first singulated element from the vacuum tool;

placing the first singulated element onto a prepared substrate surface;

attaching the first singulated element to the prepared substrate surface, the first surface of the first singulated element being attached to the prepared substrate surface;

thermally treating the first singulated element and the prepared substrate surface;

cleaning the second surface of the first singulated element;

plasma activating the second surface of the first singulated element;

punching a second singulated element from the dicing sheet with the vacuum tool, another portion of the dicing sheet fixed to a second surface of the second singulated element and protecting the second surface of the second singulated element from the vacuum tool;

attaching a first surface of the second singulated element to the second surface of the first singulated element to form a stacked microelectronic arrangement; and

thermally treating the stacked microelectronic arrangement.

14. The method of claim 13 , wherein the substrate comprises a wafer.

15. The method of claim 13 , wherein the prepared substrate surface comprises a wafer surface or a die surface or a dielectric surface or a polymeric layer or a conductive layer.

16. The method of claim 13 , wherein the prepared substrate surface comprises a surface of an interposer, a surface of a package, a surface of a flat panel, a surface of a circuit, or a surface of a silicon or non-silicon wafer.

17. The method of claim 13 , wherein the first singulated element and the prepared substrate surface are comprised of a same material.

18. The method of claims 13 , wherein the first singulated element and the prepared substrate surface are comprised of dissimilar materials.

19. The method of claim 13 , wherein the first surface of the first singulated element includes a flowable interconnect material.

Assignments (3)
CHANGE OF NAME Recorded Nov 19, 2025
From: INVENSAS BONDING TECHNOLOGIES, INC.
To: ADEIA SEMICONDUCTOR BONDING TECHNOLOGIES INC.
Reel/Frame 073635/0465 →
SECURITY INTEREST Recorded Jun 1, 2020
From: ROVI SOLUTIONS CORPORATION; ROVI TECHNOLOGIES CORPORATION; ROVI GUIDES, INC.; TIVO SOLUTIONS INC.; VEVEO, INC.; INVENSAS CORPORATION; INVENSAS BONDING TECHNOLOGIES, INC.; TESSERA, INC.; TESSERA ADVANCED TECHNOLOGIES, INC.; DTS, INC.; PHORUS, INC.; IBIQUITY DIGITAL CORPORATION
To: BANK OF AMERICA, N.A.
Reel/Frame 053468/0001 →
ASSIGNMENT OF ASSIGNOR'S INTEREST Recorded Jul 25, 2018
From: UZOH, CYPRIAN EMEKA
To: INVENSAS BONDING TECHNOLOGIES, INC.
Reel/Frame 046455/0279 →
Continuity (3)
Provisional Application 62488340 · Apr 21, 2017
Provisional Application 62563847 · Sep 27, 2017
Related Publication 20180308819A1 · Oct 25, 2018
Cited By (85)
US 12,191,267 US 12,198,981 US 12,199,069 US 12,199,082 US 12,205,926 US 12,211,809 US 12,218,059 US 12,218,107 US 12,243,851 US 12,248,869 US 12,255,176 US 12,266,640 US 12,266,650 US 12,270,970 US 12,271,032 US 12,272,677 US 12,272,730 US 12,278,215 US 12,288,771 US 12,300,634 US 12,300,661 US 12,300,662 US 12,308,332 US 12,322,650 US 12,322,667 US 12,322,718 US 12,324,268 US 12,341,018 US 12,341,025 US 12,341,083 US 12,341,125 US 12,347,820 US 12,374,556 US 12,374,641 US 12,374,656 US 12,381,119 US 12,381,128 US 12,381,168 US 12,381,173 US 12,401,011 US 12,406,959 US 12,406,975 US 12,417,950 US 12,424,584 US 12,431,449 US 12,431,460 US 12,438,122 US 12,451,439 US 12,451,445 US 12,456,662 US 12,482,776 US 12,506,114 US 12,512,425 US 12,525,572 US 12,543,568 US 12,543,577 US 12,545,010 US 12,550,799 US 12,557,615 US 12,563,749 US 12,564,084 US 12,564,086 US 12,564,106 US 12,581,994 US 12,591,005 US 12,598,962 US 12,604,771 US 12,616,050 US 12,622,307 US 12,635,510 US 12,640,483 US 12,642,110 US 12,667,031 US 12,690,488 US 12,696,816 US 12,702,064 US 12,707,941 US 12,707,964 US 12,713,942 US 12,713,943 US 12,713,983 US 12,727,514 US 12,751,313 US 12,751,323 US 12,751,328